Geode GXLV Processor Series Low Power Integrated x86 Solutions

More documents

Recommendations

Info

Geode GXLV Processor SeriesArchitecture Overview (Continued)1.6 INTEGRATED FUNCTIONSThe GXLV processor integrates the following functions traditionallyimplemented using external devices:• High-performance 2D graphics accelerator• Separate CRT and TFT control from the displaycontroller• SDRAM memory controller• PCI bridgeThe processor has also been enhanced to support VSAtechnology implementation.The GXLV processor implements a Unified Memory Architecture(UMA). By using DCT (Display Compression Technology)architecture, the performance degradationinherent in traditional UMA systems is eliminated.1.6.1 Graphics AcceleratorThe graphics accelerator is a full-featured GUI accelerator.The graphics pipeline implements a bitBLT engine forframe buffer bitBLTs and rectangular fills. Additionalinstructions in the integer unit may be processed, as thebitBLT engine assists the CPU in the bitBLT operationsthat take place between system memory and the framebuffer. This combination of hardware and software is usedby the display driver to provide very fast bidirectionaltransfers between system memory and the frame buffer.The bitBLT engine also draws randomly oriented vectors,and scanlines for polygon fill. All of the pipeline operationsdescribed in the following list can be applied to any bitBLToperation.• Pattern Memory: Render with 8x8 dither, 8x8 monochrome,or 8x1 color pattern.• Color Expansion: Expand monochrome bitmaps tofull depth 8- or 16-bit colors.• Transparency: Suppresses drawing of backgroundpixels for transparent text.• Raster Operations: Boolean operation combinessource, destination, and pattern bitmaps.1.6.2 Display ControllerThe display port is a direct interface to the Geode I/Ocompanion (i.e., CS5530, part number 25420-03) whichdrives a TFT flat panel display, LCD panel, or a CRT display.The display controller (video generator) retrieves imagedata from the frame buffer, performs a color-look-up ifrequired, inserts the cursor overlay into the pixel stream,generates display timing, and formats the pixel data foroutput to a variety of display devices. The display controllercontains DCT architecture that allows the GXLV processorto refresh the display from a compressed copy ofthe frame buffer. DCT architecture typically decreases thescreen refresh bandwidth requirement by a factor of 15 to20, minimizing bandwidth contention.1.6.3 XpressRAM Memory SubsystemThe memory controller drives a 64-bit SDRAM portdirectly. The SDRAM memory array contains both themain system memory and the graphics frame buffer. Up tofour module banks of SDRAM are supported. Each modulebank can have two or four component banks dependingon the memory size and organization. The maximumconfiguration is four module banks with four componentbanks, each providing a total of 16 open banks. The maximummemory size is 256 MB.The memory controller handles multiple requests formemory data from the GXLV processor, the graphicsaccelerator and the display controller. The memory controllercontains extensive buffering logic that helps minimizecontention for memory bandwidth between graphicsand CPU requests. The memory controller cooperateswith the internal bus controller to determine the cacheabilityof all memory references.1.6.4 PCI ControllerThe GXLV processor incorporates a full-function PCIinterface module that includes the PCI arbiter. Allaccesses to external I/O devices are sent over the PCIbus, although most memory accesses are serviced by theSDRAM controller. The internal bus interface unit containsaddress mapping logic that determines if memoryaccesses are targeted for the SDRAM or for the PCI bus.www.national.com 12 Revision 1.3
Architecture Overview (Continued)1.7 GEODE GXLV/CS5530 SYSTEM DESIGNSA GXLV processor and Geode CS5530 I/O companionbased design provides high performance using 32-bit x86processing. The two chips integrate video, audio andmemory interface functions normally performed by externalhardware. The CS5530 enables the full features of theGXLV processor with MMX support. These featuresinclude full VGA and VESA video, 16-bit stereo sound,IDE interface, ISA interface, SMM power management,and IBM’s AT compatibility logic. In addition, the CS5530provides an Ultra DMA/33 interface, MPEG1 assist, andAC97 Version 2.0 compliant audio.Figure 1-2 shows a basic block system diagram whichalso includes the Geode CS9210 graphics companion fordesigns that need to interface to a Dual Scan SuperTwisted Pneumatic (DSTN) panel (instead of a TFTpanel).Figure 1-3 shows an example of a CS9210 interface in atypical GXLV/CS5530 based system design. The CS9210converts the digital RGB output of the CS5530 to the digitaloutput suitable for driving a color DSTN flat panel LCD.It can drive all standard color DSTN flat panels up to a1024x768 resolution.Figures 1-4 and 1-5 show the signal connections betweenthe GXLV processor and the CS5530. For connections tothe CS9210, refer to the CS9210 data book.Geode GXLV Processor SeriesSDRAMUSB(2 Ports)MD[63:0]ClocksSDRAMPortSerialPacketGeodeGXLVProcessorPCI InterfaceYUV Port(Video)RGB Port(Graphics)CRTSpeakersCDROMAudioAC97CodecGeodeCS5530I/O CompanionGraphics DataVideo DataAnalog RGBPCI BusDigital RGB (to TFT or DSTN Panel)IDE ControlTFTPanelMicrophoneGPIO14.31818MHz CrystalSuperI/OBIOSIDEDevicesGeodeCS9210GraphicsCompanionDC-DC & BatteryISA BusDSTN PanelFigure 1-2. Geode GXLV/CS5530 System Block DiagramRevision 1.3 13 www.national.com
Page 4 and 5: Geode GXLV Processor SeriesTable of
Page 6 and 7: Geode GXLV Processor SeriesTable of
Page 8: Geode GXLV Processor SeriesTable of
Page 15 and 16: Architecture Overview (Continued)Ge
Page 17 and 18: Architecture Overview (Continued)SD
Page 19 and 20: 2.0 Signal DefinitionsThis section
Page 21 and 22: Signal Definitions (Continued)Index
Page 23 and 24: Signal Definitions (Continued)PinNo
Page 25 and 26: Signal Definitions (Continued)Table
Page 27 and 28: Signal Definitions (Continued)PinNo
Page 29 and 30: Signal Definitions (Continued)Table
Page 31 and 32: Signal Definitions (Continued)2.2 S
Page 33 and 34: Signal Definitions (Continued)2.2.2
Page 41 and 42: 3.0 Processor ProgrammingThis secti
Page 43 and 44: Processor Programming (Continued)3.
Page 49 and 50: Processor Programming (Continued)Bi
Page 51 and 52: Processor Programming (Continued)Ta
Page 53 and 54: Processor Programming (Continued)Bi
Page 61 and 62:
Processor Programming (Continued)Th
Page 63 and 64:
Processor Programming (Continued)3.
Page 65 and 66:
Processor Programming (Continued)Ad
Page 67 and 68:
Page 69 and 70:
Processor Programming (Continued)Se
Page 71 and 72:
Page 73 and 74:
Processor Programming (Continued)TY
Page 75 and 76:
Processor Programming (Continued)Ta
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Processor Programming (Continued)Wh
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Processor Programming (Continued)Bi
Page 97 and 98:
Integrated Functions (Continued)4.1
Page 99 and 100:
Page 101 and 102:
Integrated Functions (Continued)Mne
Page 103 and 104:
Page 105 and 106:
Integrated Functions (Continued)Bit
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Integrated Functions (Continued)ACT
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Integrated Functions (Continued)Tab
Page 121 and 122:
Integrated Functions (Continued)SDR
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Integrated Functions (Continued).Re
Page 139 and 140:
Integrated Functions (Continued)640
Page 141 and 142:
Page 143 and 144:
Integrated Functions (Continued)GX_
Page 145 and 146:
Integrated Functions (Continued)11:
Page 147 and 148:
Page 149 and 150:
Integrated Functions (Continued)9:0
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Power Management (Continued)CPU Sus
Page 179 and 180:
Power Management (Continued)5.2.2 I
Page 181 and 182:
Power Management (Continued)5.3 POW
Page 183 and 184:
Power Management (Continued)Table 5
Page 185 and 186:
Electrical Specifications (Continue
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
7.0 Instruction SetThis section sum
Page 209 and 210:
Instruction Set (Continued)7.1.2.3
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Instruction Set (Continued)Table 7-
Page 219 and 220:
Instruction Set (Continued)Instruct
Page 221 and 222:
Instruction Set (Continued)JMP Unco
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Instruction Set (Continued)7.5 MMX
Page 235 and 236:
Instruction Set (Continued)PCMPEQB
Page 237 and 238:
Instruction Set (Continued)PUNPCKHW
Page 239 and 240:
Page 241 and 242:
Package Specifications (Continued)C
Page 243 and 244:
Package Specifications (Continued)8
Page 245 and 246:
Package Specifications (Continued)S
Page 247:
Geode GXLV Processor Series Low Pow
show all

Geode GXLV Processor Series Low Power Integrated x86 Solutions

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?