12.07.2015 Views

Geode GXLV Processor Series Low Power Integrated x86 Solutions

Geode GXLV Processor Series Low Power Integrated x86 Solutions

Geode GXLV Processor Series Low Power Integrated x86 Solutions

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Instruction Set (Continued)7.5 MMX INSTRUCTION SETThe CPU is functionally divided into the FPU unit, and theinteger unit. The FPU has been extended to process bothMMX instructions and floating point instructions in parallelwith the integer unit.For example, when the integer unit detects an MMXinstruction, the instruction passes to the FPU unit for execution.The integer unit continues to execute instructionswhile the FPU unit executes the MMX instruction. Ifanother MMX instruction is encountered, the secondMMX instruction is placed in the MMX queue. Up to fourMMX instructions can be queued.The MMX instruction set is summarized in Table 7-31. Theabbreviations used in the table are listed Table 7-30.Table 7-30. MMX Instruction Set Table LegendAbbreviationDescription

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!