13.07.2015 Views

Intel® 64 and IA-32 Architectures Optimization Reference Manual

Intel® 64 and IA-32 Architectures Optimization Reference Manual

Intel® 64 and IA-32 Architectures Optimization Reference Manual

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

USING PERFORMANCE MONITORING EVENTSMetricWrite WC PartialUnderway (BSQ) 3Table B-5. Performance Metrics - Bus (Contd.)DescriptionAccrued sum of thedurations of partialwrite transactions toWC-type memoryDivide by Write WCPartial (BSQ) toestimate averagerequest latency.Allocated entries ofWC partials thatoriginate from DWordoper<strong>and</strong>s are notincluded.Event Name or MetricExpressionEvent Mask ValueRequiredBSQ_active_entries 1: REQ_TYPE1|REQ_LEN0|MEM_TYPE0|REQ_DEM_TYPE2: Enable edgefiltering 1 in theCCCR.NOTES:1. Set the following CCCR bits to make edge triggered: Compare=1; Edge=1; Threshold=0.2. Must program both MSR_FSB_ESCR0 <strong>and</strong> MSR_FSB_ESCR1.3. Must program both MSR_BSU_ESCR0 <strong>and</strong> MSR_BSU_ESCR1.Metricx87 Input Assistsx87 Output AssistsTable B-6. Performance Metrics - CharacterizationDescriptionNumber ofoccurrences of x87input oper<strong>and</strong>sneeding assistance toh<strong>and</strong>le an exceptionconditionThis stat is often usedin a per-instructionratio.Number ofoccurrences of x87operations needingassistance to h<strong>and</strong>lean exception conditionEvent Name or MetricExpressionX87_assistsX87_assistsEvent Mask ValueRequiredPREAPOAO, POAUB-27

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!