13.07.2015 Views

Intel® 64 and IA-32 Architectures Optimization Reference Manual

Intel® 64 and IA-32 Architectures Optimization Reference Manual

Intel® 64 and IA-32 Architectures Optimization Reference Manual

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

INSTRUCTION LATENCY AND THROUGHPUTTable C-3a. Streaming SIMD Extension 2 128-bit Integer Instructions (Contd.)Instruction Latency 1 ThroughputDisplayFamily_DisplayModel06_0FH06_0EH06_0DH06_09H06_0FH06_0EH06_0DHPMADDWD xmm, xmm 3 4 4 4 1 2 2 2PMAX xmm, xmm 1 1 1 1 0.5 1 1 1PMIN xmm, xmm 1 1 1 1 0.5 1 1 1PMOVMSKB 3 r<strong>32</strong>, xmm 1 1 4 1 1 1 3PMULHUW/PMULHW/ 3 4 4 4 1 2 2 2PMULLW xmm, xmmPMULUDQ mm, mm 3 4 4 4 1 1 1 1PMULUDQ xmm, xmm 3 8 8 8 1 2 2 2POR xmm, xmm 1 1 1 1 0.33 1 1 1PSADBW xmm, xmm 3 7 7 7 1 2 2 2PSHUFD xmm, xmm, imm8 2 2 2 2 2 2 2 2PSHUFHW xmm, xmm, imm8 1 1 1 1 1 1 1 1PSHUFLW xmm, xmm, imm8 1 1 1 1 1 1 1 1PSLLDQ xmm, imm8 2 4 4 4 2 3 3 3PSLLW/PSLLD/PSLLQ xmm, 2 2 2 2 1 2 2 2xmm/imm8PSRAW/PSRAD xmm, 2 2 2 2 1 2 2 2xmm/imm8PSRLDQ xmm, imm8 2 4 4 2 4 4PSRLW/PSRLD/PSRLQ xmm, 2 2 2 2 1 2 2 2xmm/imm8PSUBB/PSUBW/PSUBD xmm, 1 1 1 1 0.33 1 1 1xmmPSUBSB/PSUBSW/PSUBUSB/ 1 1 1 1 0.33 1 1 1PSUBUSW xmm, xmmPUNPCKHBW/PUNPCKHWD/P 3 2 2 2 3 2 2 2UNPCKHDQ xmm, xmmPUNPCKHQDQ xmm, xmm 1 1 1 1 1 1 1 1PUNPCKLBW/PUNPCKLWD/P 3 2 2 2 3 2 2 2UNPCKLDQ xmm, xmmPUNPCKLQDQ xmm, xmm 1 1 1 1 1 1 1 1PXOR xmm, xmm 1 1 1 1 0.33 1 1 1See Appendix C.3.2, “Table Footnotes”06_09HC-9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!