13.07.2015 Views

Intel® 64 and IA-32 Architectures Optimization Reference Manual

Intel® 64 and IA-32 Architectures Optimization Reference Manual

Intel® 64 and IA-32 Architectures Optimization Reference Manual

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

INSTRUCTION LATENCY AND THROUGHPUTTable C-5. Streaming SIMD Extension Single-precisionFloating-point Instructions (Contd.)Instruction Latency 1 Throughput Execution Unit 2DisplayFamily_DisplayModel 0F_03H 0F_02H 0F_03H 0F_02H 0F_02HCOMISS xmm, xmm 7 6 2 2 FP_ADD,FP_MISCCVTPI2PS xmm, mm 12 11 2 4 MMX_ALU,FP_ADD,MMX_SHFTCVTPS2PI mm, xmm 8 7 2 2 FP_ADD,MMX_ALUCVTSI2SS 3 xmm, r<strong>32</strong> 12 11 2 2 FP_ADD,MMX_SHFT, MMX_MISCCVTSS2SI r<strong>32</strong>, xmm 9 8 2 2 FP_ADD,FP_MISCCVTTPS2PI mm, xmm 8 7 2 2 FP_ADD,MMX_ALUCVTTSS2SI r<strong>32</strong>, xmm 9 8 2 2 FP_ADD,FP_MISCDIVPS xmm, xmm 40 39 17 39 FP_DIVDIVSS xmm, xmm <strong>32</strong> 23 17 23 FP_DIVMAXPS xmm, xmm 5 4 2 2 FP_ADDMAXSS xmm, xmm 5 4 2 2 FP_ADDMINPS xmm, xmm 5 4 2 2 FP_ADDMINSS xmm, xmm 5 4 2 2 FP_ADDMOVAPS xmm, xmm 6 6 1 1 FP_MOVEMOVHLPS 3 xmm, xmm 6 6 2 2 MMX_SHFTMOVLHPS 3 xmm, xmm 4 4 2 2 MMX_SHFTMOVMSKPS r<strong>32</strong>, xmm 6 6 2 2 FP_MISCMOVSS xmm, xmm 4 4 2 2 MMX_SHFTMOVUPS xmm, xmm 6 6 1 1 FP_MOVEMULPS xmm, xmm 7 6 2 2 FP_MULMULSS xmm, xmm 7 6 2 2 FP_MULORPS 3 xmm, xmm 4 4 2 2 MMX_ALURCPPS 3 xmm, xmm 6 6 4 4 MMX_MISCRCPSS 3 xmm, xmm 6 6 2 2 MMX_MISC,MMX_SHFTC-14

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!