29.04.2015 Views

ITT - Index of

ITT - Index of

ITT - Index of

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Ipd TEST CIRCUIT<br />

Vee<br />

2.0 kll<br />

Series <strong>ITT</strong>9000·1, <strong>ITT</strong>9000·5<br />

HIGH SPEED TIL<br />

SWITCHING WAVEFORM<br />

PULSE<br />

INPUT<br />

·Includes all probe and jig capacilance<br />

SWITCHING<br />

CHARACTERISTICS<br />

f"" 1.0 MHz<br />

Amp"" 4.0 V<br />

Widlh -"" 200 ns<br />

If = 1,:::;;10 ns<br />

36<br />

30<br />

~ 24<br />

i!l<br />

z<br />

o 18<br />

~<br />

, 12<br />

JI.<br />

6.0<br />

WORST CASE TURN ON DElAY<br />

VERSUS<br />

AMBIENT TEMPERATURE °<br />

~ VCC·5.0V..:..<br />

l~<br />

N4.f'_1<br />

l~'<br />

I'--.<br />

...........<br />

"" 5 ~ 0<br />

- r--<br />

"'4-1"47<br />

~ C('ls<br />

~<br />

~<br />

I I I<br />

MIN. AT C '15.F<br />

o I I I<br />

-55 25 125<br />

"See tpd test circuit TA-AMBIENT TEMPERATURE-'C<br />

30<br />

r- VCC' 5.0V<br />

~ 25<br />

,<br />

5.0<br />

o<br />

WORST CASE TURN OFF DElAY<br />

VERSUS<br />

AMBIENT TEMPERATURE o<br />

V<br />

,<br />

~,~t;<br />

~;"i V<br />

--<br />

-'<br />

~~~ ~+-<br />

I<br />

MiN. AT 15pF<br />

520<br />

i!l<br />

...<br />

~ 15<br />

z·<br />

§ f--<br />

'i 10<br />

=t-t-<br />

r--<br />

-55 25 I 125<br />

TA -AMBIENT TEMPERATURE-'C<br />

NAND BUFFER - 9009 Figure 4<br />

The 9009 is a power gate capable <strong>of</strong> sinking and<br />

sourcing large currents for high fanout<br />

applications. Logically it is the same as the<br />

9004.<br />

LOADING FACTORS<br />

2/2 ---..---...... }-:<br />

~~~ 60/30 for - 5 .<br />

2/2 _ 66/33 for - 1<br />

Figure 6<br />

Nominal Resislor Values<br />

CIRCUIT DIAGRAM (One Gate)<br />

vcc<br />

R, = 2.0 kll R4 = 50 Il R, R2 R3<br />

R, = 560 Il Rs=4.0 kll<br />

liJ = 150 Il R. = 500 Il<br />

INPUT<br />

RS<br />

R5<br />

R4<br />

°4<br />

OUTPUT<br />

°5<br />

Figure 5 LOGIC DIAGRAM<br />

AND PIN CONFIGURATION<br />

1--+-...,<br />

2--+-L:1<br />

4--+-r-::::l<br />

5--+--'<br />

9--+-...,<br />

10--+--.<br />

12--+-r:l<br />

13--+--'<br />

6<br />

8<br />

Vee = PIN 14<br />

GND = PIN 7<br />

3-290

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!