10.07.2015 Views

Xilinx Virtex-6 Libraries Guide for HDL Designs

Xilinx Virtex-6 Libraries Guide for HDL Designs

Xilinx Virtex-6 Libraries Guide for HDL Designs

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapter 4: About Design ElementsDSP48E1Primitive: 25x18 Two’s Complement Multiplier with Integrated 48-Bit, 3-InputAdder/Subtracter/Accumulator or 2-Input Logic UnitIntroductionThis design element is a versatile, scalable, hard IP block within <strong>Virtex</strong>®-6 that allows <strong>for</strong> the creation of compact,high-speed, arithmetic-intensive operations, such as those seen <strong>for</strong> many DSP algorithms. Some of the functionscapable within the block include multiplication, addition (including pre-adder), subtraction, accumulation,shifting, logical operations, and pattern detection.<strong>Virtex</strong>-6 <strong>Libraries</strong> <strong>Guide</strong> <strong>for</strong> <strong>HDL</strong> <strong>Designs</strong>UG623 (v 11.4) December 2, 2009 www.xilinx.com 121

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!