10.07.2015 Views

Xilinx Virtex-6 Libraries Guide for HDL Designs

Xilinx Virtex-6 Libraries Guide for HDL Designs

Xilinx Virtex-6 Libraries Guide for HDL Designs

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 2: About UnimacrosCOUNTER_TC_MACROMacro: Counter with Terminal CountIntroductionThe COUNTER_TC_MACRO simplifies the instantiation of the DSP48 block when used as a terminal count,up/down counter. It features parameterizable output width, terminal count values, count by and count directionin order to ease the integration of DSP48 block into <strong>HDL</strong>.Port DescriptionName Direction Width (Bits) FunctionOutput PortsTC Output 1 Terminal count goes high when TC_VALUE isreachedQ Output Variable, see WIDTH_DATAattribute.Input PortsCounter outputCE Input 1 Clock EnableCLK Input 1 ClockRST Input 1 Synchronous ResetDesign Entry MethodThis unimacro can be instantiated only. It is a parameterizable version of the primitive.InstantiationInferenceCORE Generator and wizardsMacro supportYesNoNoRecommended<strong>Virtex</strong>-6 <strong>Libraries</strong> <strong>Guide</strong> <strong>for</strong> <strong>HDL</strong> <strong>Designs</strong>UG623 (v 11.4) December 2, 2009 www.xilinx.com 63

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!