Xilinx Virtex-6 Libraries Guide for HDL Designs

More documents

Recommendations

Info

Chapter 4: About Design Elements// register on A port// (0 or 1).DOB_REG(0),// Optional output// register on B port// (0 or 1).EN_ECC_READ("FALSE"),// Enable ECC decoder,// TRUE or FALSE.EN_ECC_WRITE("FALSE"),// Enable ECC encoder,// TRUE or FALSE// INITP_00 to INITP_0F: Allows specification of the initial contents of the 4KB parity data memory// array..INITP_00(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_01(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_02(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_03(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_04(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_05(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_06(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_07(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_08(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_09(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_0A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_0B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_0C(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_0D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_0E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INITP_0F(256’h0000000000000000000000000000000000000000000000000000000000000000),// INIT_00 to INIT_7F: Allows specification of the initial contents of the 32KB data memory array..INIT_00(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_01(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_02(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_03(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_04(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_05(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_06(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_07(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_08(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_09(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_0A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_0B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_0C(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_0D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_0E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_0F(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_10(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_11(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_12(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_13(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_14(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_15(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_16(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_17(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_18(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_19(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_1A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_1B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_1C(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_1D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_1E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_1F(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_20(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_21(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_22(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_23(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_24(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_25(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_26(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_27(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_28(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_29(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_2A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_2B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_2C(256’h0000000000000000000000000000000000000000000000000000000000000000),Virtex-6 Libraries Guide for HDL Designs298 www.xilinx.com UG623 (v 11.4) December 2, 2009
Chapter 4: About Design Elements.INIT_2D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_2E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_2F(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_30(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_31(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_32(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_33(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_34(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_35(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_36(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_37(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_38(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_39(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_3A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_3B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_3C(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_3D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_3E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_3F(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_40(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_41(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_42(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_43(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_44(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_45(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_46(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_47(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_48(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_49(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_4A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_4B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_4C(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_4D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_4E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_4F(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_50(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_51(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_52(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_53(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_54(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_55(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_56(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_57(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_58(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_59(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_5A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_5B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_5C(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_5D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_5E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_5F(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_60(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_61(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_62(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_63(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_64(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_65(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_66(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_67(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_68(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_69(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_6A(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_6B(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_6C(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_6D(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_6E(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_6F(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_70(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_71(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_72(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_73(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_74(256’h0000000000000000000000000000000000000000000000000000000000000000),.INIT_75(256’h0000000000000000000000000000000000000000000000000000000000000000),Virtex-6 Libraries Guide for HDL DesignsUG623 (v 11.4) December 2, 2009 www.xilinx.com 299
Page 1 and 2:
Virtex-6 Libraries Guide forHDL Des
Page 3 and 4:
Table of ContentsXilinx Trademarks
Page 5 and 6:
Available Attributes ..............
Page 7 and 8:
Port Descriptions..................
Page 9 and 10:
For More Information...............
Page 11 and 12:
ODDR...............................
Page 13 and 14:
Design Entry Method ...............
Page 15 and 16:
Chapter 1About this GuideThis HDL g
Page 17 and 18:
Chapter 2About UnimacrosThis sectio
Page 19 and 20:
Chapter 2: About UnimacrosName Dire
Page 21 and 22:
Chapter 2: About UnimacrosVHDL Inst
Page 23 and 24:
Chapter 2: About UnimacrosINIT_76 =
Page 25 and 26:
Chapter 2: About Unimacros.INIT_50(
Page 27 and 28:
Chapter 2: About UnimacrosBRAM_SING
Page 29 and 30:
Chapter 2: About UnimacrosWRITE_WID
Page 31 and 32:
Chapter 2: About UnimacrosBRAM_SIZE
Page 33 and 34:
Chapter 2: About UnimacrosINITP_02
Page 35 and 36:
Chapter 2: About Unimacros.INIT_61(
Page 37 and 38:
Page 39 and 40:
Chapter 2: About UnimacrosDesign En
Page 41 and 42:
Chapter 2: About UnimacrosINIT_1E =
Page 43 and 44:
Chapter 2: About Unimacros// Xilinx
Page 45 and 46:
Chapter 2: About Unimacros.INIT_7B(
Page 47 and 48:
Page 49 and 50:
Chapter 2: About UnimacrosVerilog I
Page 51 and 52:
Page 53 and 54:
Page 55 and 56:
Chapter 2: About UnimacrosDesign En
Page 57 and 58:
Chapter 2: About UnimacrosADDSUB_MA
Page 59 and 60:
Page 61 and 62:
Chapter 2: About UnimacrosInstantia
Page 63 and 64:
Chapter 2: About UnimacrosCOUNTER_T
Page 65 and 66:
Chapter 2: About UnimacrosFor More
Page 67 and 68:
Chapter 2: About UnimacrosInstantia
Page 69 and 70:
Chapter 2: About UnimacrosMACC_MACR
Page 71 and 72:
Chapter 2: About Unimacros);LOAD =>
Page 73 and 74:
Chapter 2: About UnimacrosAvailable
Page 75 and 76:
Chapter 3Functional CategoriesThis
Page 77 and 78:
Chapter 3: Functional CategoriesCon
Page 79 and 80:
Chapter 3: Functional CategoriesSli
Page 81 and 82:
Chapter 4About Design ElementsThis
Page 83 and 84:
Chapter 4: About Design ElementsBSC
Page 85 and 86:
Chapter 4: About Design ElementsVHD
Page 87 and 88:
Chapter 4: About Design ElementsVer
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Chapter 4: About Design ElementsAva
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Chapter 4: About Design ElementsBUF
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Page 113 and 114:
Page 115 and 116:
Chapter 4: About Design ElementsDes
Page 117 and 118:
Chapter 4: About Design ElementsDCI
Page 119 and 120:
Chapter 4: About Design ElementsDNA
Page 121 and 122:
Chapter 4: About Design ElementsDSP
Page 123 and 124:
Chapter 4: About Design ElementsPor
Page 125 and 126:
Chapter 4: About Design ElementsAtt
Page 127 and 128:
Chapter 4: About Design Elements);-
Page 129 and 130:
Chapter 4: About Design Elements);.
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Chapter 4: About Design ElementsFDR
Page 137 and 138:
Chapter 4: About Design ElementsFIF
Page 139 and 140:
Page 141 and 142:
Chapter 4: About Design ElementsFIF
Page 143 and 144:
Page 145 and 146:
Chapter 4: About Design ElementsFRA
Page 147 and 148:
Page 149 and 150:
Chapter 4: About Design ElementsInt
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Chapter 4: About Design ElementsIBU
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Chapter 4: About Design ElementsIDD
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Chapter 4: About Design ElementsIOB
Page 175 and 176:
Chapter 4: About Design ElementsIOD
Page 177 and 178:
Page 179 and 180:
Chapter 4: About Design ElementsISE
Page 181 and 182:
Page 183 and 184:
Page 185 and 186:
Chapter 4: About Design ElementsKEE
Page 187 and 188:
Chapter 4: About Design ElementsLDC
Page 189 and 190:
Chapter 4: About Design ElementsLUT
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Chapter 4: About Design ElementsInp
Page 205 and 206:
Page 207 and 208:
Page 209 and 210:
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Chapter 4: About Design ElementsMMC
Page 219 and 220:
Page 221 and 222:
Chapter 4: About Design ElementsCLK
Page 223 and 224:
Chapter 4: About Design Elements.DI
Page 225 and 226:
Page 227 and 228:
Chapter 4: About Design ElementsCLK
Page 229 and 230:
Chapter 4: About Design ElementsMUX
Page 231 and 232:
Page 233 and 234:
Page 235 and 236:
Page 237 and 238:
Page 239 and 240:
Page 241 and 242:
Chapter 4: About Design ElementsOBU
Page 243 and 244:
Page 245 and 246:
Page 247 and 248: Chapter 4: About Design ElementsODD
Page 249 and 250: Chapter 4: About Design ElementsOR2
Page 251 and 252: Chapter 4: About Design ElementsPor
Page 253 and 254: Chapter 4: About Design ElementsDDR
Page 255 and 256: Chapter 4: About Design ElementsPCI
Page 257 and 258: Chapter 4: About Design ElementsPUL
Page 259 and 260: Chapter 4: About Design ElementsPUL
Page 261 and 262: Chapter 4: About Design ElementsRAM
Page 267 and 268: Chapter 4: About Design ElementsAva
Page 273 and 274: Chapter 4: About Design ElementsFor
Page 277 and 278: Chapter 4: About Design ElementsVer
Page 279 and 280: Chapter 4: About Design ElementsVHD
Page 283 and 284: Chapter 4: About Design ElementsAtt
Page 285 and 286: Chapter 4: About Design ElementsINI
Page 287 and 288: Chapter 4: About Design Elements.IN
Page 293 and 294: Chapter 4: About Design ElementsAtt
Page 295 and 296: Chapter 4: About Design ElementsINI
Page 297: Chapter 4: About Design ElementsRST
Page 301 and 302: Chapter 4: About Design Elements);.
Page 305 and 306: Chapter 4: About Design ElementsSRL
Page 315 and 316: Chapter 4: About Design ElementsVHD
Page 317 and 318: Chapter 4: About Design ElementsTEM
Page 319 and 320: Chapter 4: About Design ElementsUSR
show all

Xilinx Virtex-6 Libraries Guide for HDL Designs

Create successful ePaper yourself

Delete template?

Save as template?