25.10.2014 Views

Bid Package 08 North Well Field - Garney Construction

Bid Package 08 North Well Field - Garney Construction

Bid Package 08 North Well Field - Garney Construction

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

6) High CPU temperature<br />

7) Scan time overrun<br />

8) Module failure<br />

9. Control of Programs:<br />

a. Protect access to PLC program loading with locked, key operated selector switches.<br />

10. Effects of Failure:<br />

a. PLC system shall incorporate safe responses to the following failure effects:<br />

1) Power losses, interruptions, excursions, dips, and transients.<br />

2) Loss or corruption of memory<br />

3) Information transfer corruption or loss<br />

4) "Fail on" or "Fail off" of inputs or outputs<br />

5) Unreadable signals<br />

6) Addressing errors<br />

7) Processor faults<br />

11. Design PLC system with high noise immunity to prevent occurrence of false logic signals<br />

resulting from switching transients, relay and circuit breaker noise or conducted and<br />

radiated radio frequency interference.<br />

12. Incorporate noise suppression and inductive load suppression design into input, output,<br />

and logic modules<br />

13. Operator Intervention:<br />

a. Logic system failure shall not preclude proper operator intervention<br />

b. Safety shutdown of equipment or a system shall require manual operator<br />

intervention before the equipment or system operation may be reestablished.<br />

2.02 COMPONENTS<br />

A. PLC System Central Processor Unit (CPU):<br />

1. Completely solid state CPU designed to provide:<br />

a. Digital relay logic<br />

b. Analog loop control<br />

c. Other required control functions:<br />

1) Counting<br />

2) Floating point math computations<br />

3) Timing<br />

2. To provide communications with other control systems and man-machine interfaces as<br />

specified.<br />

3. To use electrical ladder diagram style programming for discrete logic applications.<br />

4. Memory:<br />

a. Battery-backed RAM<br />

5. Memory battery backup shall be capable of 60 days memory retention with fresh<br />

battery.<br />

a. Provide visual indication of battery status and alarm low battery voltage.<br />

Supervisory Control and Data Acquisition (SCADA) System 40 90 02-15<br />

CMD11269 – Ward County Transmission System Expansion – Contract C – Above Slab TPS, OPS, and WPS

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!