28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

Non-Volatile Memory FLASH (CMFR)<br />

Registers and Memory Map<br />

FSTOP — FLASH Stop Enable Bit<br />

The read-always FSTOP bit causes the CMFR to enter a low-power<br />

stop mode. Writing has no effect if SES = 1. When FSTOP is set, the<br />

BIU continues to operate to allow accesses to CMFRMCR. Accesses<br />

to other registers are terminated with bus error. Accesses to the array<br />

are ignored. To prevent unpredictable behavior, change the FSTOP<br />

bit in a separate write operation.<br />

1 = CMFR in low-power stop mode<br />

0 = CMFR in normal mode<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

FDBG — FLASH Debug Enable Bit<br />

The read/write FDBG bit determines whether the set-once LOCKCTL<br />

bit is writable when the chip is in debug mode. Writing to the FDBG bit<br />

must occur before the LOCKCTL bit is writable.<br />

1 = Debug mode enabled<br />

0 = Debug mode disabled<br />

EME — Emulation Enable Bit<br />

The read-always EME bit enables the CMFR to enter emulation<br />

mode. EME is writable when the LOCKCTL and DIS bits are set.<br />

During emulation mode the CMFR terminates array access cycles,<br />

but does not drive data. Array data can be emulated by reading an<br />

external memory, and on-page/off-page timing is the same as in<br />

non-emulation mode. Note that write accesses to the array space are<br />

the same as normal mode.<br />

1 = Emulation mode enabled<br />

0 = Emulation mode disabled<br />

For more information about emulation operation see 9.8.7 Emulation<br />

Operation.<br />

SIE — Shadow Information Enable Bit<br />

The read-always SIE bit selects the shadow information row. SIE is<br />

write-protected when the ERASE bit is clear and the SES bit is set.<br />

When SIE is set and an array location is read using supervisor data,<br />

the shadow information is read from a location determined by the<br />

column, 32 byte read page select, and word addresses of the access.<br />

Accessing the control block registers accesses the registers and not<br />

the shadow information.<br />

1 = Shadow information enabled; normal array access disabled<br />

0 = Shadow information disabled; normal array access enabled<br />

<strong>MMC2107</strong> – Rev. 2.0<br />

Technical Data<br />

MOTOROLA Non-Volatile Memory FLASH (CMFR) 189<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!