28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Serial Peripheral Interface Module (SPI)<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

is high, the MISO pin is in a high impedance state, and the slave ignores<br />

the SCK input.<br />

NOTE:<br />

When using peripherals with full-duplex capability, do not simultaneously<br />

enable two receivers that drive the same MISO output line.<br />

As long as only one slave drives the master input line, it is possible for<br />

several slaves to receive the same transmission simultaneously.<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

17.8.3 Transmission Formats<br />

17.8.3.1 Transfer Format When CPHA = 1<br />

If the CPHA bit in SPICR1 is clear, odd-numbered edges on the SCK<br />

input latch the data on the MOSI pin. Even-numbered edges shift the<br />

data into the LSB position of the SPI shift register and shift the MSB out<br />

to the MISO pin.<br />

If the CPHA bit is set, even-numbered edges on the SCK input latch the<br />

data on the MOSI pin. Odd-numbered edges shift the data into the LSB<br />

position of the SPI shift register and shift the MSB out to the MISO pin.<br />

The transmission is complete after the eighth shift. The received data<br />

transfers to SPIDR, setting the SPIF flag in SPISR.<br />

The CPHA and CPOL bits in SPICR1 select one of four combinations of<br />

serial clock phase and polarity. Clock phase and polarity must be<br />

identical for the master SPI device and the communicating slave device.<br />

Some peripherals require the first SCK edge to occur before the slave<br />

MSB becomes available at its MISO pin. When the CPHA bit is set, the<br />

master SPI waits for a synchronization delay of one-half SCK clock<br />

cycle. Then it issues the first SCK edge at the beginning of the<br />

transmission. The first edge causes the slave to transmit its MSB to the<br />

MISO pin of the master. The second edge and the following<br />

even-numbered edges latch the data. The third edge and the following<br />

odd-numbered edges shift the latched slave data into the master shift<br />

register and shift master data out on the master MOSI pin.<br />

Technical Data <strong>MMC2107</strong> – Rev. 2.0<br />

388 Serial Peripheral Interface Module (SPI) MOTOROLA<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!