28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

Queued Analog-to-Digital Converter (QADC)<br />

18.9.2.3 External Multiplexed Address Configuration<br />

The QADC can drive external multiplexed addresses. If configured to<br />

drive external addresses, the external address pins MA[1:0] will function<br />

as address pins and will not maintain analog input functions in external<br />

address mode.<br />

18.9.3 Analog Subsystem<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

This section describes the QADC analog subsystem, which includes the<br />

front-end analog multiplexer and analog-to-digital converter.<br />

18.9.3.1 Analog-to-Digital Converter Operation<br />

NOTE:<br />

18.9.3.2 Conversion Cycle Times<br />

The analog subsystem consists of the path from the input pins to the A/D<br />

converter block. Signals from the queue control logic are fed to the<br />

multiplexer and state machine. The end-of-conversion (EOC) signal and<br />

the successive-approximation register (SAR) reflect the result of the<br />

conversion. Figure 18-19 shows a block diagram of the QADC analog<br />

subsystem.<br />

The following description assumes the use of a buffer amplifier.<br />

Total conversion time is made up of initial sample time, final sample time,<br />

and resolution time. Initial sample time refers to the time during which the<br />

selected input channel is coupled through the buffer amplifier to the<br />

sample capacitor. This buffer is used to quickly reproduce its input signal<br />

on the sample capacitor and minimize charge sharing errors. During the<br />

final sampling period the amplifier is bypassed, and the multiplexer input<br />

charges the sample capacitor array directly for improved accuracy.<br />

During the resolution period, the voltage in the sample capacitor is<br />

converted to a digital value and stored in the SAR.<br />

Initial sample time is fixed at two QCLK cycles. Final sample time can be<br />

2, 4, 8, or 16 QCLK cycles, depending on the value of the IST field in the<br />

CCW. Resolution time is 10 QCLK cycles.<br />

Technical Data <strong>MMC2107</strong> – Rev. 2.0<br />

446 Queued Analog-to-Digital Converter (QADC) MOTOROLA<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!