28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Clock Module<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

10.8.3.1 PLL Loss of Lock Conditions<br />

Once the PLL acquires lock after reset, the LOCK and LOCKS flags are<br />

set. If the MFD is changed, or if an unexpected loss of lock condition<br />

occurs, the LOCK and LOCKS flags are negated. While the PLL is in the<br />

non-locked condition, the system clocks continue to be sourced from the<br />

PLL as the PLL attempts to relock. Consequently, during the relocking<br />

process, the system clocks frequency is not well defined and may<br />

exceed the maximum system frequency, violating the system clock<br />

timing specifications.<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

10.8.3.2 PLL Loss of Lock Reset<br />

10.8.4 Loss of Clock Detection<br />

However, once the PLL has relocked, the LOCK flag is set. The LOCKS<br />

flag remains cleared if the loss of lock is unexpected. The LOCKS flag is<br />

set when the loss of lock is caused by changing MFD. If the PLL is<br />

intentionally disabled during stop mode, then after exit from stop mode,<br />

the LOCKS flag reflects the value prior to entering stop mode once lock<br />

is regained.<br />

If the LOLRE bit in SYNCR is set, a loss of lock condition asserts reset.<br />

Reset reinitializes the LOCK and LOCKS flags. Therefore, software<br />

must read the LOL bit in reset status register (RSR) to determine if a loss<br />

of lock caused the reset. See 5.6.2 Reset Status Register.<br />

To exit reset in PLL mode, the reference must be present, and the PLL<br />

must achieve lock.<br />

In external clock mode, the PLL cannot lock. Therefore, a loss of lock<br />

condition cannot occur, and the LOLRE bit has no effect.<br />

The LOCEN bit in SYNCR enables the loss of clock detection circuit to<br />

monitor the input clocks to the phase and frequency detector (PFD).<br />

When either the reference or feedback clock frequency falls below the<br />

minimum frequency, the loss of clock circuit sets the sticky LOCS flag in<br />

SYNSR.<br />

NOTE:<br />

In external clock mode, the loss of clock circuit is disabled.<br />

Technical Data <strong>MMC2107</strong> – Rev. 2.0<br />

238 Clock Module MOTOROLA<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!