28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Clock Module<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

10.8.2 System Clocks Generation<br />

In normal PLL clock mode, the default system frequency is two times the<br />

reference frequency after reset. The RFD[2:0] and MFD[2:0] bits in<br />

SYNCR select the frequency multiplier.<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

NOTE:<br />

10.8.3 PLL Lock Detection<br />

When programming the PLL, do not exceed the maximum system clock<br />

frequency listed in the electrical specifications. Use this procedure to<br />

accommodate the frequency overshoot that occurs when the MFD bits<br />

are changed:<br />

1. Determine the appropriate value for the MFD and RFD fields in<br />

SYNCR. The amount of jitter in the system clocks can be<br />

minimized by selecting the maximum MFD factor that can be<br />

paired with an RFD factor to provide the required frequency.<br />

2. Write a value of RFD (from step 1) + 1 to the RFD field of SYNCR.<br />

3. Write the MFD value from step 1 to SYNCR.<br />

4. Monitor the LOCK flag in SYNSR. When the PLL achieves lock,<br />

write the RFD value from step 1 to the RFD field of SYNCR. This<br />

changes the system clocks frequency to the required frequency.<br />

Keep the maximum system clock frequency below the limit given in<br />

Section 22. Electrical Specifications.<br />

The lock detect logic monitors the reference frequency and the PLL<br />

feedback frequency to determine when frequency lock is achieved.<br />

Phase lock is inferred by the frequency relationship, but is not<br />

guaranteed. The LOCK flag in SYNSR reflects the PLL lock status. A<br />

sticky lock flag, LOCKS, is also provided.<br />

The lock detect function uses two counters. One is clocked by the<br />

reference and the other is clocked by the PLL feedback. When the<br />

reference counter has counted N cycles, its count is compared to that of<br />

the feedback counter. If the feedback counter has also counted N cycles,<br />

the process is repeated for N + K counts. Then, if the two counters still<br />

match, the lock criteria is relaxed by 1/2 and the system is notified that<br />

the PLL has achieved frequency lock.<br />

Technical Data <strong>MMC2107</strong> – Rev. 2.0<br />

236 Clock Module MOTOROLA<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!