28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

Queued Analog-to-Digital Converter (QADC)<br />

Example 1 in Figure 18-43 shows that when PSH = 11, the QCLK<br />

remains high for 12 cycles of the system clock. It also shows that when<br />

PSL = 7, the QCLK remains low for eight system clock cycles. In<br />

Example 2, PSH = 7, and the QCLK remains high for eight cycles of the<br />

system clock. It also shows that when PSL = 7, the QCLK remains low<br />

for eight system clock cycles.<br />

18.10.9 Periodic/Interval Timer<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

NOTE:<br />

The on-chip periodic/interval timer can be used to generate trigger<br />

events at a programmable interval, initiating execution of queue 1 and/or<br />

queue 2. The periodic/interval timer stays reset under these conditions:<br />

• Both queue 1 and queue 2 are programmed to any mode which<br />

does not use the periodic/interval timer.<br />

• IPbus system reset is asserted.<br />

• Stop mode is selected.<br />

• Debug mode is selected.<br />

Interval timer single-scan mode does not use the periodic/interval timer<br />

until the single-scan enable bit is set.<br />

These conditions will cause a pulsed reset of the periodic/interval timer<br />

during use:<br />

• A queue 1 operating mode change to a mode which uses the<br />

periodic/interval timer, even if queue 2 is already using the timer<br />

• A queue 2 operating mode change to a mode which uses the<br />

periodic/interval timer, provided queue 1 is not in a mode which<br />

uses the periodic/interval timer<br />

• Roll over of the timer<br />

During the low-power stop mode, the periodic/interval timer is held in<br />

reset. Since low-power stop mode causes QACR1 and QACR2 to be<br />

reset to 0, a valid periodic or interval timer mode must be written after<br />

stop mode is exited to release the timer from reset.<br />

When the IPbus internal FREEZE line is asserted and a periodic or<br />

interval timer mode is selected, the timer counter is reset after the<br />

conversion in progress completes. When the periodic or interval timer<br />

Technical Data <strong>MMC2107</strong> – Rev. 2.0<br />

480 Queued Analog-to-Digital Converter (QADC) MOTOROLA<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!