28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

JTAG Test Access Port and OnCE<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

21.5.5 HIGHZ Instruction<br />

The HIGHZ instruction is provided as a manufacturer’s optional public<br />

instruction to prevent having to backdrive the output pins during<br />

circuit-board testing. When HIGHZ is invoked, all output drivers,<br />

including the 2-state drivers, are turned off (for example, high<br />

impedance). The instruction selects the bypass register. HIGHZ also<br />

asserts internal reset for the <strong>MMC2107</strong> system logic to force a<br />

predictable internal state.<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

21.5.6 CLAMP Instruction<br />

21.5.7 BYPASS Instruction<br />

The CLAMP instruction selects the bypass register and asserts internal<br />

reset while simultaneously forcing all output pins and bidirectional pins<br />

configured as outputs to the fixed values that are preloaded and held in<br />

the boundary scan update register. This instruction enhances test<br />

efficiency by reducing the overall shift path to a single bit (the bypass<br />

register) while conducting an EXTEST type of instruction through the<br />

boundary scan register.<br />

The BYPASS instruction selects the single-bit bypass register, creating<br />

a single-bit shift register path from the TDI pin to the bypass register to<br />

the TDO pin. This instruction enhances test efficiency by reducing the<br />

overall shift path when a device other than the <strong>MMC2107</strong> processor<br />

becomes the device under test on a board design with multiple chips on<br />

the overall IEEE 1149.1 standard defined boundary scan chain. The<br />

bypass register has been implemented in accordance with IEEE 1149.1<br />

standard so that the shift register state is set to logic 0 on the rising edge<br />

of TCLK following entry into the capture-DR state. Therefore, the first bit<br />

to be shifted out after selecting the bypass register is always a logic 0 (to<br />

differentiate a part that supports an IDCODE register from a part that<br />

supports only the bypass register).<br />

Technical Data <strong>MMC2107</strong> – Rev. 2.0<br />

544 JTAG Test Access Port and OnCE MOTOROLA<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!