28.10.2014 Views

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

MMC2107 - Freescale Semiconductor

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>Freescale</strong> <strong>Semiconductor</strong>, Inc.<br />

JTAG Test Access Port and OnCE<br />

Functional Description<br />

vector and the first instruction of the reset exception handler but does not<br />

execute an instruction before entering debug mode.<br />

21.14.9.2 Debug Request During Normal Activity<br />

nc...<br />

<strong>Freescale</strong> <strong>Semiconductor</strong>, I<br />

Setting the DR bit in the OCR during normal device activity causes the<br />

device to finish the execution of the current instruction and then enter<br />

debug mode. Note that in this case the device completes the execution<br />

of the current instruction and stops after the newly fetched instruction<br />

enters the CPU instruction latch. This process is the same for any newly<br />

fetched instruction, including instructions fetched by interrupt processing<br />

or those that will be aborted by interrupt processing.<br />

21.14.9.3 Debug Request During Stop, Doze, or Wait Mode<br />

Setting the DR bit in the OCR when the device is in stop, doze, or wait<br />

mode (for instance, after execution of a STOP, DOZE, or WAIT<br />

instruction) causes the device to exit the low-power state and enter the<br />

debug mode. Note that in this case, the device completes the execution<br />

of the STOP, DOZE, or WAIT instruction and halts after the next<br />

instruction enters the instruction latch.<br />

21.14.9.4 Software Request During Normal Activity<br />

21.14.10 Enabling OnCE Trace Mode<br />

Executing the BKPT instruction when the FDB (force debug enable<br />

mode) control bit in the control state register is set causes the CPU to<br />

enter debug mode after the instruction following the BKPT instruction<br />

has entered the instruction latch.<br />

When the OnCE trace mode mechanism is enabled and the trace count<br />

is greater than zero, the trace counter is decremented for each<br />

instruction executed. Completing execution of an instruction when the<br />

trace counter is zero causes the CPU to enter debug mode.<br />

NOTE:<br />

Only instructions actually executed cause the trace counter to<br />

decrement. An aborted instruction does not decrement the trace counter<br />

and does not invoke debug mode.<br />

<strong>MMC2107</strong> – Rev. 2.0<br />

Technical Data<br />

MOTOROLA JTAG Test Access Port and OnCE 575<br />

For More Information On This Product,<br />

Go to: www.freescale.com

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!