Fast Models Reference Manual - ARM Information Center

Accuracy and Functionality
2.1 Model Capabilities Overview
Fast Models attempt to accurately model the hardware, but compromises exist between speed
of execution, accuracy and other criteria. This means that a processor model may not be
expected to match the hardware under certain conditions.
For a detailed description of timing, bus and cache modelling limitations see Functional caches
in Fast Models on page 2-3 and How Accurate are Fast Models? on page 2-5.
2.1.1 What Fast Models can do
Fast Models do:
• Instruction accurate modelling
• Correct execution of well-written 1 code.
2.1.2 What Fast Models cannot do
Fast Models cannot be used to:
• Validate the hardware
• Model unpredictable behavior
• Model cycle counting
• Model timing sensitive behavior
• Model SMP instruction scheduling
• Model software performance
• Model bus traffic.
1. Well-written means “In accordance with the ARM Architecture Reference Manuals and the
processor Technical Reference Manual”.
ARM DUI 0423J Copyright © 2008-2011 ARM. All rights reserved. 2-2
ID051811
Non-Confidential