Fast Models Reference Manual - ARM Information Center

Emulation Baseboard Model: Platform and Components
7.5.4 Registers
Table 7-10 provides a description of the configuration registers for the EB_SysRegs component.
Table 7-10 EB_SysRegs registers
Register name Offset Access Description
SYS_ID 0x00 read only system identity
SYS_SW 0x04 read only bits[7:0] map to switch S6
SYS_LED 0x08 read/write bits[7:0] map to user LEDs
SYS_OSC0 0x0C read/write settings for the ICS307
OSC0
SYS_OSC1 0x10 read/write settings for the ICS307
OSC1
SYS_OSC2 0x14 read/write settings for the ICS307
OSC2
SYS_OSC3 0x18 read/write settings for the ICS307
OSC3
SYS_OSC4 0x1C read/write settings for the ICS307
OSC4
SYS_LOCK 0x20 read/write write 0xA05F to unlock
SYS_100HZ 0x24 read only 100Hz counter
SYS_CONFIGDATA1 0x28 - reserved for configuring
clock domain
SYS_CONFIGDATA2 0x2C - reserved for configuring
clock domain
SYS_FLAGS 0x30 read only general purpose flags
SYS_FLAGSCLR 0x34 write only clear bits in general purpose
flags
SYS_NVFLAGS 0x38 read only general purpose
non-volatile flags
SYS_NVFLAGSCLR 0x3C write only clear bits in general purpose
non-volatile flags
SYS_PCICTL 0x44 read/write PCI control
SYS_MCI 0x48 read only MCI
SYS_FLASH 0x4C read/write flash control
SYS_CLCD 0x50 read/write controls LCD power and
multiplexing
SYS_CLCDSER 0x54 read/write LCD control
SYS_BOOTCS 0x58 read only boot select switch
SYS_24MHZ 0x5C read only 24MHz counter
SYS_MISC 0x60 read only miscellaneous control flags
ARM DUI 0423J Copyright © 2008-2011 ARM. All rights reserved. 7-15
ID051811
Non-Confidential