Fast Models Reference Manual - ARM Information Center

More documents

Recommendations

Info

Versatile Express Model: Platform and Components 6.2 VE model memory map Table 6-1 shows the global memory map for the platform model. This map is based on the Versatile Express RS1 memory map with the RS2 extensions. Table 6-1 Memory map Peripheral Modeled Address range Size NOR FLASH0 (CS0) Yes 0x00_00000000–0x00_03FFFFFF 64MB Reserved - 0x00_04000000–0x00_07FFFFFF 64MB NOR FLASH0 alias (CS0) Yes 0x00_0C000000–0x00_0FFFFFFF 64MB NOR FLASH1 (CS4) Yes 0x00_0C000000–0x00_0FFFFFFF 64MB Unused (CS5) - 0x00_10000000–0x00_0001FFFF - Unused (CS5) - 0x00_10021000–0x00_13FFFFFF - PSRAM (CS1) No 0x00_14000000–0x00_17FFFFFF - Peripherals (CS2) see Table 6-2. Yes 0x00_18000000–0x00_1BFFFFFF 64MB Peripherals (CS3) see Table 6-3 on page 6-4. Yes 0x00_1C000000–0x00_1FFFFFFF 64MB CoreSight and peripherals No 0x00_20000000–0x00_2BFFFFFF - Graphics space No 0x00_2C008000–0x00_2DFFFFFF - System SRAM Yes 0x00_2E000000–0x00_2E00FFFF 64K Ext AXI No 0x00_2E010000–0x07_FFFFFFFF - 4GB DRAM (in 32-bit address space) a Yes 0x00_80000000–0x00_FFFFFFFF 2GB Unused - 0x01_00000000–0x07_FFFFFFFF - 4GB DRAM (in 36-bit address space) a Yes 0x08_00000000–0x08_FFFFFFFF 4GB Unused - 0x09_00000000–0x7F_FFFFFFFF - 4GB DRAM (in 40-bit address space) a Yes 0x80_00000000–0xFF_FFFFFFFF 512GB a. The model contains just 4GB of DRAM. The DRAM memory address space is aliased across the three different regions and where the mapped address space is greater than 4GB. Table 6-2 shows details of the memory map for peripherals in the CS2 region. Table 6-2 CS2 peripheral memory map Peripheral Modeled Address range Size GIC Int a 8MB VRAM Yes 0x00_18000000–0x00_19FFFFFF 32MB - Ethernet (SMSC 91C111) Yes 0x00_1A000000–0x00_1AFFFFFF 16MB 47 USB No 0x00_1B000000–0x00_1BFFFFFF 16MB - a. The Interrupt signal column lists the value to use to program your interrupt controller. The values shown are after mapping the SPI number by adding 32. The interrupt numbers from the peripherals are modified by adding 32 to form the interrupt number seen by the GIC. GIC interrupts 0-31 are for internal use. ARM DUI 0423J Copyright © 2008-2011 ARM. All rights reserved. 6-3 ID051811 Non-Confidential
Versatile Express Model: Platform and Components Table 6-3 shows details of the memory map for peripherals in the CS3 region. Table 6-3 CS3 peripheral memory map Peripheral Modeled Address range Size GIC Int a Local DAP ROM No 0x00_1C000000-0x00_1C00FFFF 64KB - VE System Registers Yes 0x00_1C010000-0x00_1C01FFFF 64KB - System Controller (SP810) Yes 0x00_1C020000-0x00_1C02FFFF 64KB - TwoWire serial interface (PCIe) No 0x00_1C030000-0x00_1C03FFFF 64KB - AACI (PL041) Partial 0x00_1C040000-0x00_1C04FFFF 64KB 43 MCI (PL180) Partial 0x00_1C050000-0x00_1C05FFFF 64KB 41, 42 KMI - keyboard (PL050) Yes 0x00_1C060000-0x00_1C06FFFF 64KB 44 KMI - mouse (PL050) Yes 0x00_1C070000-0x00_1C07FFFF 64KB 45 Reserved - 0x00_1C080000-0x00_1C08FFFF 64KB - UART0 (PL011) Yes 0x00_1C090000-0x00_1C09FFFF 64KB 37 UART1 (PL011) Yes 0x00_1C0A0000-0x00_1C0AFFFF 64KB 38 UART2 (PL011) Yes 0x00_1C0B0000-0x00_1C0BFFFF 64KB 39 UART3 (PL011) Yes 0x00_1C0C00000x00_1C0CFFF- 64KB 40 VFS2 Yes 0x00_1C0D0000-0x00_1C0EFFFF 64KB 73 Reserved - 0x00_1C0D0000-0x00_1C0EFFFF 64KB - Watchdog (SP805) Yes 0x00_1C0F0000-0x00_1C0FFFFF 64KB 32 Reserved - 0x00_1C100000-0x00_1C10FFFF 64KB - Timer-0 (SP804) Yes 0x00_1C110000-0x00_1C11FFFF 64KB 34 Timer-1 (SP804) Yes 0x00_1C120000-0x00_1C12FFFF 64KB 35 Reserved - 0x00_1C130000-0x00_1C15FFFF 192KB - TwoWire serial interface (DVI) No 0x00_1C060000-0x00_1C06FFFF 64KB - Real-time Clock (PL031) Yes 0x00_1C170000-0x00_1C17FFFF 64KB 36 Reserved - 0x00_1C180000-0x00_1C19FFFF 128KB - CF Card No 0x00_1C1A0000-0x00_1C1AFFFF 64KB Reserved - 0x00_1C1B0000-0x00_1C1EFFFF 256KB - Color LCD Controller (PL111) Yes 0x00_1C1F0000-0x00_1C1FFFFF 64KB 46 Reserved - 0x00_1C200000-0x00_1FFFFFFF 62KB - a. The Interrupt signal column lists the value to use to program your interrupt controller. The values shown are after mapping the SPI number by adding 32. The interrupt numbers from the peripherals are modified by adding 32 to form the interrupt number seen by the GIC. GIC interrupts 0-31 are for internal use. ARM DUI 0423J Copyright © 2008-2011 ARM. All rights reserved. 6-4 ID051811 Non-Confidential
Page 1 and 2:
Fast Models Version 6.1 Reference M
Page 3 and 4:
Contents Fast Models Reference Manu
Page 5 and 6:
Preface This preface introduces the
Page 7 and 8:
Preface Typographical conventions T
Page 9 and 10:
Preface Feedback ARM welcomes feedb
Page 11 and 12:
Introduction 1.1 About the componen
Page 13 and 14:
Accuracy and Functionality 2.1 Mode
Page 15 and 16:
Accuracy and Functionality 2.2.2 Pe
Page 17 and 18:
Accuracy and Functionality 2. For a
Page 19 and 20:
Accuracy and Functionality Fast Mod
Page 21 and 22:
Signaling and Clocking Protocols 3.
Page 23 and 24:
Signaling and Clocking Protocols 3.
Page 25 and 26:
Signaling and Clocking Protocols Pa
Page 27 and 28:
Signaling and Clocking Protocols Ve
Page 29 and 30:
Chapter 4 Processor Components This
Page 31 and 32:
Processor Components 4.2 ARMCortexA
Page 33 and 34:
Processor Components InstructionCou
Page 35 and 36:
Processor Components c. This is a m
Page 37 and 38:
Page 39 and 40:
Processor Components Table 4-4 ARMC
Page 41 and 42:
Page 43 and 44:
Processor Components 4.3.9 Library
Page 45 and 46:
Page 47 and 48:
Processor Components a. The ase-pre
Page 49 and 50:
Processor Components 4.4.8 Performa
Page 51 and 52:
Processor Components 4.5.3 Paramete
Page 53 and 54:
Processor Components The debugger m
Page 55 and 56:
Processor Components 4.6.1 Ports Ta
Page 57 and 58:
Processor Components Table 4-13 ARM
Page 59 and 60:
Processor Components 4.6.5 Caches T
Page 61 and 62:
Page 63 and 64:
Page 65 and 66:
Processor Components 4.7.8 Performa
Page 67 and 68:
Processor Components Name Port Prot
Page 69 and 70:
Page 71 and 72:
Processor Components b. Currently i
Page 73 and 74:
Processor Components 4.9 ARMCortexR
Page 75 and 76:
Page 77 and 78:
Processor Components 4.9.9 Library
Page 79 and 80:
Processor Components Name Port prot
Page 81 and 82:
Processor Components The debugger m
Page 83 and 84:
Processor Components 4.11 ARMCortex
Page 85 and 86:
Page 87 and 88:
Processor Components 4.12 ARMv7A -
Page 89 and 90:
Processor Components pwrctli[0-3] V
Page 91 and 92:
Processor Components Table 4-29 Pro
Page 93 and 94:
Processor Components Cache geometry
Page 95 and 96:
Processor Components Note In the vi
Page 97 and 98:
Processor Components Message config
Page 99 and 100:
Processor Components All entries in
Page 101 and 102:
Processor Components 4.13.3 Paramet
Page 103 and 104:
Processor Components Memory The ARM
Page 105 and 106:
Page 107 and 108:
Processor Components Memory The ARM
Page 109 and 110:
Page 111 and 112:
Processor Components 4.15.5 Debug f
Page 113 and 114:
Processor Components 4.16 ARM926CT
Page 115 and 116:
Processor Components Registers All
Page 117 and 118:
Processor Components • Data/Instr
Page 119 and 120:
Processor Components DMA DMA is cur
Page 121 and 122:
Processor Components Table 4-47 Cor
Page 123 and 124:
Peripheral and Interface Components
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
Page 143 and 144:
Page 145 and 146:
Page 147 and 148:
Page 149 and 150:
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Page 179 and 180:
Page 181 and 182:
Page 183 and 184:
Page 185 and 186:
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
Page 209 and 210:
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Page 219 and 220:
Page 221 and 222:
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Page 235 and 236:
Page 237 and 238:
Page 239 and 240:
Page 241 and 242:
Page 243 and 244: Peripheral and Interface Components
Page 293: Versatile Express Model: Platform a
Page 297 and 298: Versatile Express Model: Platform a
Page 313 and 314: Chapter 7 Emulation Baseboard Model
Page 315 and 316: Emulation Baseboard Model: Platform
Page 339 and 340: Microcontroller Prototyping System:
Page 345 and 346:
Microcontroller Prototyping System:
Page 347 and 348:
Page 349 and 350:
Page 351 and 352:
Page 353 and 354:
Page 355 and 356:
AEM ARMv7-A specifics A.1 Boundary
Page 357 and 358:
AEM ARMv7-A specifics When paramete
Page 359 and 360:
AEM ARMv7-A specifics When stepping
Page 361 and 362:
AEM ARMv7-A specifics A.2 Debug arc
Page 363 and 364:
AEM ARMv7-A specifics A.3 IMPLEMENT
Page 365 and 366:
AEM ARMv7-A specifics A.4 Trace The
Page 367 and 368:
Glossary DSR DTR EB GIC GPIO I/O KM
show all

Fast Models Reference Manual - ARM Information Center

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?