29.11.2014 Views

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Processor Components<br />

Table 4-7 <strong>ARM</strong>CortexA9UPCT ports (continued)<br />

Name Port protocol Type Description<br />

standbywfi[0] Signal master Indicates if a processor is in WFI state.<br />

teinit[0] Signal slave Initialize to take exceptions in Thumb state after a reset.<br />

ticks[0] InstructionCount master Processor instruction count for visualization.<br />

vinithi[0] Signal slave Initialize with high vectors enabled after a reset.<br />

4.4.2 Additional protocols<br />

The <strong>ARM</strong>CortexA9UPCT component has no additional protocols.<br />

4.4.3 Parameters<br />

Table 4-8 lists the parameters set at the processor level for the <strong>ARM</strong>CortexA9UPCT<br />

component.<br />

Table 4-8 <strong>ARM</strong>CortexA9UPCT parameters a<br />

Parameter Description Type<br />

Allowed<br />

value<br />

Default<br />

value<br />

CLUSTER_ID CPU cluster ID value. integer 0-15 0<br />

device-accurate-tlb<br />

dcache-state_modelled<br />

icache-state_modelled<br />

Specify whether all TLBs<br />

are modeled.<br />

Set whether D-cache has<br />

stateful implementation.<br />

Set whether I-cache has<br />

stateful implementation.<br />

boolean true/false false b<br />

boolean true/false false<br />

boolean true/false false<br />

a. For the <strong>ARM</strong>CortexA9UP processor, the instance name for the processor consists of the normal instance<br />

name (in the provided examples, cortile.core) with a suffix of cpu0. In the example Cortex-A9 platform the<br />

instance name is cortile.core.cpu0<br />

b. Specifying false models enables modeling a different number of TLBs if this improves simulation<br />

performance. The simulation is architecturally accurate, but not device accurate. Architectural accuracy is<br />

almost always sufficient. Specify true if device accuracy is required.<br />

Table 4-9 provides a description of the CPU configuration parameters for the<br />

<strong>ARM</strong>CortexA9UPCT component.<br />

Table 4-9 <strong>ARM</strong>CortexA9UPCT individual processor parameters<br />

Parameter Description Type<br />

Allowed<br />

value<br />

Default<br />

value<br />

CFGEND Initialize to BE8 endianness. boolean true/false false<br />

CFGNMFI<br />

CP15SDISABLE<br />

Enable non-maskable fast interrupts<br />

on startup.<br />

Initialize to disable access to some<br />

CP15 registers.<br />

boolean true/false false<br />

boolean true/false false<br />

<strong>ARM</strong> DUI 0423J Copyright © 2008-2011 <strong>ARM</strong>. All rights reserved. 4-17<br />

ID051811<br />

Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!