Fast Models Reference Manual - ARM Information Center

Processor Components
Table 4-13 ARMCortexA5MPxnCT parameters (continued)
Parameter Description Type
Allowed
value
Default
value
dcache-state_modelled
Set whether D-cache has stateful
implementation.
boolean true/false false
device-accurate-tlb Specify whether all TLBs are modeled. boolean true/false false b
dic-spi_count
Number of shared peripheral interrupts
implemented.
integer
0-223, in
increments of
32
64
icache-state_modelled
Set whether I-cache has stateful
implementation.
boolean true/false false
a. If you are using the ARMCortexA5MPxnCT component on an VE model platform, this parameter is set automatically to
0x1F000000 and is not visible in the parameter list.
b. Specifying false models enables modeling a different number of TLBs if this improves simulation performance. The
simulation is architecturally accurate, but not device accurate. Architectural accuracy is almost always sufficient. Specify true
if device accuracy is required.
Table 4-14 provides a description of the configuration parameters for each
ARMCortexA5MPxnCT component processor. These parameters are set individually for each
processor you have in your system.
Table 4-14 ARMCortexA5MPxnCT individual processor parameters
Parameter Description Type
Allowed
value
Default
value
CFGEND Initialize to BE8 endianness. boolean true/false false
CFGNMFI
CP15SDISABLE
SMPnAMP
TEINIT
Enable non-maskable fast interrupts on
startup.
Initialize to disable access to some CP15
registers.
Set whether the processor is part of a
coherent domain.
Thumb exception enable. The default
has exceptions including reset handled
in ARM state.
boolean true/false false
boolean true/false false
boolean true/false false
boolean true/false false
VINITHI Initialize with high vectors enabled. boolean true/false false
POWERCTLI Default power control state for CPU. integer 0-3 0
ase-present a
Set whether the model has NEON
support.
boolean true/false true
dcache-size Set D-cache size in bytes. integer 4KB, 8KB,
16KB, 32KB,
or 64KB
icache-size Set I-cache size in bytes. integer 4KB, 8KB,
16KB, 32KB,
or 64KB
0x8000
0x8000
ARM DUI 0423J Copyright © 2008-2011 ARM. All rights reserved. 4-29
ID051811
Non-Confidential