29.11.2014 Views

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Processor Components<br />

4.1 About the Code Translation processor components<br />

This chapter provides an overview of the Programmer's View (PV) processor models of the<br />

following <strong>ARM</strong> processors in <strong>Fast</strong> <strong>Models</strong>:<br />

• Cortex-A15<br />

• Cortex-A9<br />

• Cortex-A8<br />

• Cortex-A5<br />

• Cortex-R5<br />

• Cortex-R4<br />

• Cortex-M4<br />

• Cortex-M3<br />

• <strong>ARM</strong>v7A - AEM<br />

• <strong>ARM</strong>1176JZF-S <br />

• <strong>ARM</strong>1136JF-S <br />

• <strong>ARM</strong>968E-S <br />

• <strong>ARM</strong>926EJ-S .<br />

For details of the functionality of the hardware that the models simulate, see the relevant<br />

processor technical reference manual.<br />

PV models of processors and devices work at a level where functional behavior matches what<br />

can be observed from software. Accuracy in timing is sacrificed to achieve fast simulation<br />

speeds.<br />

PV models translate <strong>ARM</strong> instructions on the fly and cache the translation to enable fast<br />

execution of <strong>ARM</strong> code. They also use efficient PV bus models to enable fast access to memory<br />

and devices.<br />

The PV models implement most of the processor features but differ in certain key ways to allow<br />

the models to run faster:<br />

• timing is approximate<br />

• caches, including smartcache, are implemented in selected processor models, although<br />

cache control registers are implemented in all processor models<br />

• write buffers are not implemented<br />

• micro-architectural features, such as MicroTLB or branch cache, are not implemented<br />

• by default, device-accurate modeling of multiple TLBs is turned off to improve<br />

simulation performance<br />

• the model uses a simplified view of the external buses<br />

• except for the Cortex-A9 and Cortex-A5 processors, there is a single memory access port<br />

combining instruction, data, DMA and peripheral access<br />

• the Cortex-A9 model has three memory access ports, but only one is used<br />

• for cores that support Jazelle, only trivial implementations are implemented<br />

• the Cortex-A15 processor and the <strong>ARM</strong>v7A - Architecture Envelope Model (AEM) have<br />

full CP14 implementation.<br />

Performance counters are only partially implemented and only on certain processors.<br />

<strong>ARM</strong> DUI 0423J Copyright © 2008-2011 <strong>ARM</strong>. All rights reserved. 4-2<br />

ID051811<br />

Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!