29.11.2014 Views

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Processor Components<br />

Message configuration<br />

The parameters listed in Table 4-36 control how warning and error messages from the<br />

architectural checkers are generated.<br />

Table 4-36 Message severity levels<br />

Parameter Description Default<br />

messages.break_warning_level<br />

The simulation stops in the debugger after emitting a<br />

message at this level or higher.<br />

5<br />

messages.ignore_warning_level Messages below this level are ignored and not printed. 1<br />

messages.suppress_repeated_messages<br />

messages.output_file<br />

The simulation does not emit more than one copy of a<br />

message when it is generated from a given point in the<br />

target program.<br />

The path a of the file to which messages are written. If blank,<br />

messages are sent to stderr.<br />

true<br />

a. The format of the string follows the normal file path conventions for the host platform. File paths without a leading root<br />

are written into the current working directory, which might vary.<br />

Except for fatal errors, the severity level of each message can be reconfigured in parameters<br />

messages.severity_level_[*], allowing you to concentrate only on those warnings that are<br />

appropriate to your task. See Table 4-37.<br />

Level Name Description<br />

0 Minor Warning Suspect, but plausibly correct<br />

1 Warning A likely bug<br />

Table 4-37 Message configuration parameters<br />

2 Severe Warning Technically legal, but believed certain to be a bug<br />

3 Error A definite architectural violation<br />

4 Severe Error Target code unlikely to be able to recover<br />

5 Fatal From which the simulation is unable to continue<br />

4.12.4 Registers<br />

The <strong>ARM</strong>AEMv7AMPCT model provides the registers specified by the technical reference<br />

manual for the AEMv7 with the following exceptions:<br />

• coprocessor 14 registers are not implemented<br />

• integration and test registers are not implemented.<br />

4.12.5 Caches<br />

The <strong>ARM</strong>AEMv7AMPCT model implements L1 and L2 cache as architecturally defined.<br />

4.12.6 Debug Features<br />

The <strong>ARM</strong>AEMv7AMPCT model exports a CADI debug interface.<br />

<strong>ARM</strong> DUI 0423J Copyright © 2008-2011 <strong>ARM</strong>. All rights reserved. 4-69<br />

ID051811<br />

Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!