Fast Models Reference Manual - ARM Information Center

More documents

Recommendations

Info

Versatile Express Model: Platform and Components 6.5.4 Registers Table 6-12 provides a description of the configuration registers for the VE_SysRegs component. Table 6-12 VE_SysRegs registers Register name Offset Access Description SYS_ID 0x00 read only system identity SYS_SW 0x04 read only bits[7:0] map to switch S6 SYS_LED 0x08 read/write bits[7:0] map to user LEDs SYS_OSC0 0x0C read/write settings for the ICS307 OSC0 SYS_OSC1 0x10 read/write settings for the ICS307 OSC1 SYS_OSC2 0x14 read/write settings for the ICS307 OSC2 SYS_OSC3 0x18 read/write settings for the ICS307 OSC3 SYS_OSC4 0x1C read/write settings for the ICS307 OSC4 SYS_LOCK 0x20 read/write write 0xA05F to unlock SYS_100HZ 0x24 read only 100Hz counter SYS_CONFIGDATA1 0x28 - reserved for configuring clock domain SYS_CONFIGDATA2 0x2C - reserved for configuring clock domain SYS_FLAGS 0x30 read only general purpose flags SYS_FLAGSCLR 0x34 write only clear bits in general purpose flags SYS_NVFLAGS 0x38 read only general purpose non-volatile flags SYS_NVFLAGSCLR 0x3C write only clear bits in general purpose non-volatile flags SYS_PCICTL 0x44 read/write PCI control SYS_MCI 0x48 read only MCI SYS_FLASH 0x4C read/write flash control SYS_CLCD 0x50 read/write controls LCD power and multiplexing SYS_CLCDSER 0x54 read/write LCD control SYS_BOOTCS 0x58 read only boot select switch SYS_24MHZ 0x5C read only 24MHz counter ARM DUI 0423J Copyright © 2008-2011 ARM. All rights reserved. 6-15 ID051811 Non-Confidential
Versatile Express Model: Platform and Components Table 6-12 VE_SysRegs registers (continued) Register name Offset Access Description SYS_MISC 0x60 read only miscellaneous control flags SYS_DMAPSR0 0x64 read/write DMA peripheral map SYS_DMAPSR1 0x68 read/write DMA peripheral map SYS_DMAPSR2 0x6C read/write DMA peripheral map SYS_IOSEL 0x70 read/write peripheral I/O select SYS_PLDCTL1 0x74 read/write configure the attached coretiles SYS_PLDCTL2 0x78 read/write configure the attached coretiles SYS_BUSID 0x80 read only bus ID SYS_PROCID0 0x84 read only processor ID SYS_PROCID1 0x88 read only processor ID SYS_OSCRESET0 0x8C read/write oscillator reset SYS_OSCRESET1 0x90 read/write oscillator reset SYS_OSCRESET2 0x94 read/write oscillator reset SYS_OSCRESET3 0x98 read/write oscillator reset SYS_OSCRESET4 0x9C read/write oscillator reset SYS_VOLTAGE0 0xA0 read/write coretile configuration SYS_VOLTAGE1 0xA4 read/write coretile configuration SYS_VOLTAGE2 0xA8 read/write coretile configuration SYS_VOLTAGE3 0xAC read/write coretile configuration SYS_VOLTAGE4 0xB0 read/write coretile configuration SYS_VOLTAGE5 0xB4 read/write coretile configuration SYS_VOLTAGE6 0xB8 read/write coretile configuration SYS_VOLTAGE7 0xBC read/write coretile configuration SYS_TEST_OSC0 0xC0 read only oscillator test SYS_TEST_OSC1 0xC4 read only oscillator test SYS_TEST_OSC2 0xC8 read only oscillator test SYS_TEST_OSC3 0xCC read only oscillator test SYS_TEST_OSC4 0xD0 read only oscillator test SYS_T1_PLD_DATA 0xE0 read/write PLD configuration SYS_T2_PLD_DATA 0xE4 read/write PLD configuration SYS_GPIO 0xE8 read/write GPIO ARM DUI 0423J Copyright © 2008-2011 ARM. All rights reserved. 6-16 ID051811 Non-Confidential
Page 1 and 2:
Fast Models Version 6.1 Reference M
Page 3 and 4:
Contents Fast Models Reference Manu
Page 5 and 6:
Preface This preface introduces the
Page 7 and 8:
Preface Typographical conventions T
Page 9 and 10:
Preface Feedback ARM welcomes feedb
Page 11 and 12:
Introduction 1.1 About the componen
Page 13 and 14:
Accuracy and Functionality 2.1 Mode
Page 15 and 16:
Accuracy and Functionality 2.2.2 Pe
Page 17 and 18:
Accuracy and Functionality 2. For a
Page 19 and 20:
Accuracy and Functionality Fast Mod
Page 21 and 22:
Signaling and Clocking Protocols 3.
Page 23 and 24:
Signaling and Clocking Protocols 3.
Page 25 and 26:
Signaling and Clocking Protocols Pa
Page 27 and 28:
Signaling and Clocking Protocols Ve
Page 29 and 30:
Chapter 4 Processor Components This
Page 31 and 32:
Processor Components 4.2 ARMCortexA
Page 33 and 34:
Processor Components InstructionCou
Page 35 and 36:
Processor Components c. This is a m
Page 37 and 38:
Page 39 and 40:
Processor Components Table 4-4 ARMC
Page 41 and 42:
Page 43 and 44:
Processor Components 4.3.9 Library
Page 45 and 46:
Page 47 and 48:
Processor Components a. The ase-pre
Page 49 and 50:
Processor Components 4.4.8 Performa
Page 51 and 52:
Processor Components 4.5.3 Paramete
Page 53 and 54:
Processor Components The debugger m
Page 55 and 56:
Processor Components 4.6.1 Ports Ta
Page 57 and 58:
Processor Components Table 4-13 ARM
Page 59 and 60:
Processor Components 4.6.5 Caches T
Page 61 and 62:
Page 63 and 64:
Page 65 and 66:
Processor Components 4.7.8 Performa
Page 67 and 68:
Processor Components Name Port Prot
Page 69 and 70:
Page 71 and 72:
Processor Components b. Currently i
Page 73 and 74:
Processor Components 4.9 ARMCortexR
Page 75 and 76:
Page 77 and 78:
Processor Components 4.9.9 Library
Page 79 and 80:
Processor Components Name Port prot
Page 81 and 82:
Processor Components The debugger m
Page 83 and 84:
Processor Components 4.11 ARMCortex
Page 85 and 86:
Page 87 and 88:
Processor Components 4.12 ARMv7A -
Page 89 and 90:
Processor Components pwrctli[0-3] V
Page 91 and 92:
Processor Components Table 4-29 Pro
Page 93 and 94:
Processor Components Cache geometry
Page 95 and 96:
Processor Components Note In the vi
Page 97 and 98:
Processor Components Message config
Page 99 and 100:
Processor Components All entries in
Page 101 and 102:
Processor Components 4.13.3 Paramet
Page 103 and 104:
Processor Components Memory The ARM
Page 105 and 106:
Page 107 and 108:
Processor Components Memory The ARM
Page 109 and 110:
Page 111 and 112:
Processor Components 4.15.5 Debug f
Page 113 and 114:
Processor Components 4.16 ARM926CT
Page 115 and 116:
Processor Components Registers All
Page 117 and 118:
Processor Components • Data/Instr
Page 119 and 120:
Processor Components DMA DMA is cur
Page 121 and 122:
Processor Components Table 4-47 Cor
Page 123 and 124:
Peripheral and Interface Components
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
Page 143 and 144:
Page 145 and 146:
Page 147 and 148:
Page 149 and 150:
Page 151 and 152:
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Page 179 and 180:
Page 181 and 182:
Page 183 and 184:
Page 185 and 186:
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
Page 209 and 210:
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Page 219 and 220:
Page 221 and 222:
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Page 235 and 236:
Page 237 and 238:
Page 239 and 240:
Page 241 and 242:
Page 243 and 244:
Page 245 and 246:
Page 247 and 248:
Page 249 and 250:
Page 251 and 252:
Page 253 and 254:
Page 255 and 256: Peripheral and Interface Components
Page 293 and 294: Versatile Express Model: Platform a
Page 305: Versatile Express Model: Platform a
Page 313 and 314: Chapter 7 Emulation Baseboard Model
Page 315 and 316: Emulation Baseboard Model: Platform
Page 339 and 340: Microcontroller Prototyping System:
Page 355 and 356: AEM ARMv7-A specifics A.1 Boundary
Page 357 and 358:
AEM ARMv7-A specifics When paramete
Page 359 and 360:
AEM ARMv7-A specifics When stepping
Page 361 and 362:
AEM ARMv7-A specifics A.2 Debug arc
Page 363 and 364:
AEM ARMv7-A specifics A.3 IMPLEMENT
Page 365 and 366:
AEM ARMv7-A specifics A.4 Trace The
Page 367 and 368:
Glossary DSR DTR EB GIC GPIO I/O KM
show all

Fast Models Reference Manual - ARM Information Center

Create successful ePaper yourself

Delete template?

Save as template?