29.11.2014 Views

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Peripheral and Interface Components<br />

Table 5-83 SP804_Timer registers (continued)<br />

Register<br />

name<br />

Offset Access Description<br />

Timer2RIS 0x030 read only Raw interrupt status register<br />

Timer2MIS 0x034 read only Masked interrupt status<br />

register<br />

Timer2BGLoad 0x038 read/write Background load register<br />

Debug features<br />

The SP804_Timer component has no debug features.<br />

Verification and testing<br />

The SP804_Timer component has been tested as part of the SMLT component.<br />

Performance<br />

The SP804_Timer component is not expected to significantly affect the performance of a PV<br />

system.<br />

Library dependencies<br />

The SP804_Timer component has no dependencies on external libraries.<br />

5.4.27 SP805_Watchdog component<br />

The SP805_Watchdog component is a programmer's view model of the <strong>ARM</strong> Watchdog timer<br />

module. For a detailed description of the behavior of the SP805 timer, refer to the component<br />

documentation. See the <strong>ARM</strong> Watchdog Module (SP805) Technical <strong>Reference</strong> <strong>Manual</strong>.<br />

Figure 5-47 shows a view of the component in System Canvas.<br />

This component is written in LISA+.<br />

Figure 5-47 SP805_Watchdog in System Canvas<br />

<strong>ARM</strong> DUI 0423J Copyright © 2008-2011 <strong>ARM</strong>. All rights reserved. 5-110<br />

ID051811<br />

Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!