29.11.2014 Views

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

Fast Models Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Peripheral and Interface Components<br />

Table 5-60 PL111_CLCD registers (continued)<br />

Register name Offset Access Description<br />

CLCDPeriphID2 0xfe8 read Peripheral ID register<br />

CLCDPeriphID3 0xfec read Peripheral ID register<br />

CLCDPCellID0 0xff0 read PrimeCell ID register<br />

CLCDPCellID1 0xff4 read PrimeCell ID register<br />

CLCDPCellID2 0xff8 read PrimeCell ID register<br />

CLCDPCellID3 0xffc read PrimeCell ID register<br />

Debug features<br />

The PL111_CLCD component has no debug features.<br />

Verification and testing<br />

The PL111_CLCD component has been tested as part of the PL111 test system using PL11x test<br />

suites.<br />

Performance<br />

The PL111_CLCD component is not expected to significantly affect the performance of a PV<br />

system.<br />

Library dependencies<br />

The PL111_CLCD component has no dependencies on external libraries.<br />

5.4.18 PL180_MCI component<br />

The PL180_MCI component provides a programmer's view model of the PL180 Multimedia<br />

Card Interface (MCI). See the <strong>ARM</strong> PrimeCell Multimedia Card Interface (PL180) Technical<br />

<strong>Reference</strong> <strong>Manual</strong>.<br />

When paired with an MMC card model, the PL180_MCI component provides emulation of a<br />

flexible, persistent storage mechanism. The PL180_MMC component fully models the registers<br />

of the corresponding PrimeCell, but supports a subset of the functionality of the PL180.<br />

Specifically:<br />

• The controller supports block mode transfers, but does not currently support streaming<br />

data transfer.<br />

• The controller can be attached to a single MMC device. The MMC bus mode and SDIO<br />

modes of the PL180 PrimeCell are not supported. See MMC component on page 5-79.<br />

• Command and Data timeouts are not simulated.<br />

• Payload CRC errors are not simulated.<br />

• The DMA interface present in the PL180 PrimeCell is not modeled.<br />

• Minimal timing is implemented within the model.<br />

The view of the component is System Canvas is shown in Figure 5-37 on page 5-77.<br />

<strong>ARM</strong> DUI 0423J Copyright © 2008-2011 <strong>ARM</strong>. All rights reserved. 5-76<br />

ID051811<br />

Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!