09.12.2012 Views

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

System Control Coprocessor<br />

Table 3-79 shows how the bit values correspond with the PAR for an unsuccessful translation.<br />

Bits Field Function<br />

[31:7] - Reserved. UNP, SBZ.<br />

Attempts to access the PAR in User mode results in an Undefined Instruction exception.<br />

Note<br />

The VA to PA translation can only generate an abort to the core if the operation failed because<br />

an external abort occurred on the possible translation table request. In this case, the processor<br />

does not update the PA Register. The processor updates the Data Fault Status Register and the<br />

Fault Address Register:<br />

• if the EA bit in the Secure Configuration Register is set to 1, the secure versions of the<br />

two registers are updated and the processor traps the abort into Monitor mode<br />

• if the EA bit in the Secure Configuration Register is not set to 1, the processor updates the<br />

secure or nonsecure versions of the two registers, depends whether the core is in Secure<br />

or Nonsecure state when the operation was issued.<br />

For all other cases when the VA to PA operation fails, the processor only updates the PA<br />

Register, secure or nonsecure version, depends whether the core is in Secure or Nonsecure state<br />

when the operation was issued, with the Fault Status Register encoding and bit [0] set to 1. The<br />

Data Fault Status Register and Fault Address Register remain unchanged and the processor does<br />

not send an abort to the core.<br />

To access the PA Register, read or write CP15 c7 with:<br />

MRC p15, 0, , c7, c4, 0 ; Read PA Register<br />

MCR p15, 0, , c7, c4, 0 ; Write PA Register<br />

Table 3-79 PA Register for unsuccessful translation bit functions<br />

[6:1] FSR[12,10,3:0] Holds the FSR bits for the aborted address. See c5, Data Fault Status Register on page 3-63<br />

and c5, Auxiliary Fault Status Registers on page 3-66.<br />

[0] - Indicates that the translation aborted:<br />

1 = translation aborted.<br />

VA to PA translation in the current Secure or Nonsecure state<br />

The purpose of the VA to PA translation in the current Secure or Nonsecure state is to translate<br />

the address with the current virtual mapping for either Secure or Nonsecure state.<br />

The VA to PA translation in the current Secure or Nonsecure state use:<br />

• CP15 c7<br />

• four, write-only operations common to the Secure and Nonsecure states<br />

• operations accessible in privileged modes only.<br />

The operations work for privileged or User access permissions and returns information in the<br />

PA Register for aborts, when the translation is unsuccessful, or translation table information,<br />

when the translation succeeds.<br />

Attempts to access the VA to PA translation operations in the current Secure or Nonsecure state<br />

in User mode result in an Undefined Instruction exception.<br />

To access the VA to PA translation in the current Secure or Nonsecure state, write CP15 c7 with:<br />

<strong>ARM</strong> DDI 0344K Copyright © 2006-2010 <strong>ARM</strong> Limited. All rights reserved. 3-73<br />

ID060510 Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!