09.12.2012 Views

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Note<br />

The CTIINEN registers do not affect the CTIAPPPULSE operation.<br />

15.6.6 CTI Trigger to Channel Enable Registers, CTIINEN0-8<br />

Cross Trigger Interface<br />

These registers are read/write registers that enable the signalling of an event on a CTM channel<br />

or CTM channels when the core issues a CTITRIGIN trigger input to the CTI. There is one<br />

register for each of the nine trigger inputs. Only seven trigger inputs are used, so CTIINEN7 and<br />

CTIINEN8 are present but not used. Within each register there is one bit for each of the four<br />

channels implemented. These registers do not affect the application trigger operations.<br />

Figure 15-9 shows the bit arrangement of these registers.<br />

Figure 15-9 CTI Trigger to Channel Enable Registers format<br />

Table 15-9 shows how the bit values correspond with these registers.<br />

Bits Field Function<br />

31 4 3 0<br />

[31:4] - Reserved. RAZ, SBZ.<br />

15.6.7 CTI Channel to Trigger Enable Registers, CTIOUTEN0-8<br />

These registers are read/write registers that define which channel can generate a<br />

CTITRIGOUT output. There is one register for each of the nine CTITRIGOUT outputs.<br />

Within each register there is one bit for each of the four channels implemented. These registers<br />

affect the mapping from application trigger to trigger outputs.<br />

Figure 15-10 shows the bit assignments of these registers.<br />

Reserved TRIGINEN<br />

Table 15-9 CTI Trigger to Channel Enable Registers bit functions<br />

[3:0] TRIGINEN Enables a cross trigger event to the corresponding channel when CTITRIGIN is activated:<br />

0 = disables the CTITRIGIN signal from generating an event on the respective channel of the<br />

CTM<br />

1 = enables the CTITRIGIN signal to generate an event on the respective channel of the CTM.<br />

There is one bit of the register for each of the four channels. For example, TRIGINEN[0] set to<br />

1 in Register CTIINEN0, enables CTITRIGIN onto channel 0.<br />

31 4 3<br />

0<br />

Reserved<br />

TRIGOUTEN<br />

Figure 15-10 CTI Channel to Trigger Enable Registers format<br />

<strong>ARM</strong> DDI 0344K Copyright © 2006-2010 <strong>ARM</strong> Limited. All rights reserved. 15-14<br />

ID060510 Non-Confidential

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!