09.12.2012 Views

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

U<br />

bit<br />

PLE<br />

bit<br />

Table 3-129 shows the results of attempted access for each mode.<br />

System Control Coprocessor<br />

To access the PLE Internal Start Address Register, set the PLE Channel Number Register to the<br />

appropriate PLE channel and read or write CP15 c11 with:<br />

MRC p15, 0, , c11, c5, 0 ; Read PLE Internal Start Address Register<br />

MCR p15, 0, , c11, c5, 0 ; Write PLE Internal Start Address Register<br />

3.2.65 c11, PLE Internal End Address Register<br />

Table 3-129 Results of access to the PLE Internal Start Address Register a<br />

Secure privileged Nonsecure privileged Secure User Nonsecure User<br />

Read Write Read Write Read Write Read Write<br />

0 0 Data Data Undefined Undefined Undefined Undefined Undefined Undefined<br />

1 Data Data Data Data Undefined Undefined Undefined Undefined<br />

1 0 Data Data Undefined Undefined Data Data Undefined Undefined<br />

1 Data Data Data Data Data Data Data Data<br />

a. An entry of Undefined in the table means that the access gives an Undefined Instruction exception when the coprocessor<br />

instruction is executed.<br />

The purpose of the PLE Internal End Address Register for each channel is to define the number<br />

of cache lines transferred.<br />

The PLE Internal End Address Register is:<br />

• a 32-bit read/write register with one register for each PLE channel common to Secure and<br />

Nonsecure states<br />

• accessible in User and privileged modes.<br />

Figure 3-58 shows the bit arrangement of the PLE Internal End Address Register functions.<br />

31 N N-1 6 5<br />

0<br />

Reserved<br />

Reserved<br />

Figure 3-58 PLE Internal End Address Register format<br />

The PLE Internal End Address Register bits [N:6] contain the number of cache lines transferred<br />

where N is determined by the L2 cache size as defined in Table 3-130.<br />

<strong>ARM</strong> DDI 0344K Copyright © 2006-2010 <strong>ARM</strong> Limited. All rights reserved. 3-113<br />

ID060510 Non-Confidential<br />

Lines<br />

Table 3-130 Maximum transfer size for various L2 cache sizes<br />

Cache size N Maximum number of lines Maximum transfer size<br />

0KB 6 0 0KB a<br />

128KB 14 256 16KB<br />

256KB 15 512 32KB<br />

512KB 16 1024 64KB<br />

1024KB 17 2048 128KB

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!