09.12.2012 Views

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

Cortex-A8 Technical Reference Manual - ARM Information Center

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

System Control Coprocessor<br />

a. An entry of Undefined in the table means that the access gives an Undefined Instruction exception when the coprocessor<br />

instruction is executed.<br />

3.2.67 c11, PLE Context ID Register<br />

PLE bit<br />

To access the PLE Channel Status Register, set PLE Channel Number Register to the<br />

appropriate PLE channel and read CP15 with:<br />

MRC p15, 0, , c11, c8, 0 ; Read PLE Channel Status Register<br />

For more details on the operation of the L2 PreLoad Engine (PLE), see L2 PLE on page 8-6.<br />

The PLE Context ID Register for each channel contains the processor context ID of the process<br />

that uses that channel.<br />

The PLE Context ID Register is:<br />

• a read/write register for each PLE channel common to Secure and Nonsecure states<br />

• accessible in privileged modes only.<br />

Figure 3-60 shows the bit arrangement of the PLE Context ID Register.<br />

31 8 7<br />

0<br />

Figure 3-60 PLE Context ID Register format<br />

Table 3-134 shows how the bit values correspond with the PLE Context ID Register functions.<br />

Bits Field Function<br />

PROCID<br />

Access in the Nonsecure state depends on the PLE bit, see c1, Nonsecure Access Control<br />

Register on page 3-56. Table 3-135 shows the results of attempted access for each mode.<br />

To access the PLE Context ID Register in a privileged mode, set the PLE Channel Number<br />

Register to the appropriate PLE channel and read or write CP15 with:<br />

MRC p15, 0, , c11, c15, 0 ; Read PLE Context ID Register<br />

MCR p15, 0, , c11, c15, 0 ; Write PLE Context ID Register<br />

<strong>ARM</strong> DDI 0344K Copyright © 2006-2010 <strong>ARM</strong> Limited. All rights reserved. 3-116<br />

ID060510 Non-Confidential<br />

ASID<br />

Table 3-134 PLE Context ID Register bit functions<br />

[31:8] PROCID Extends the ASID to form the process ID and identifies the current process<br />

[7:0] ASID Holds the ASID of the current process and identifies the current ASID<br />

Table 3-135 Results of access to the PLE Context ID Register a<br />

Secure privileged Nonsecure privileged Secure User Nonsecure User<br />

Read Write Read Write Read Write Read Write<br />

0 Data Data Undefined Undefined Undefined Undefined Undefined Undefined<br />

1 Data Data Data Data Undefined Undefined Undefined Undefined<br />

a. An entry of Undefined in the table means that the access gives an Undefined Instruction exception when the coprocessor<br />

instruction is executed.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!