09.12.2012 Views

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>RM0090</strong> USB on-the-go full-speed (OTG_FS)<br />

OTG_FS Host frame number/frame time remaining register (OTG_FS_HFNUM)<br />

Address offset: 0x408<br />

Reset value: 0x0000 3FFF<br />

This register indicates the current frame number. It also indicates the time remaining (in<br />

terms of the number of PHY clocks) in the current frame.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

FTREM FRNUM<br />

r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r r<br />

Bits 31:16 FTREM: Frame time remaining<br />

Indicates the amount of time remaining in the current frame, in terms of PHY clocks. This<br />

field decrements on each PHY clock. When it reaches zero, this field is reloaded with the<br />

value in the Frame interval register and a new SOF is transmitted on the USB.<br />

Bits 15:0 FRNUM: Frame number<br />

This field increments when a new SOF is transmitted on the USB, and is cleared to 0 when<br />

it reaches 0x3FFF.<br />

OTG_FS_Host periodic transmit FIFO/queue status register<br />

(OTG_FS_HPTXSTS)<br />

Address offset: 0x410<br />

Reset value: 0x0008 0100<br />

This read-only register contains the free space information for the periodic TxFIFO and the<br />

periodic transmit request queue.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

PTXQTOP PTXQSAV PTXFSAVL<br />

r r r r r r r r r r r r r r r r rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw<br />

Bits 31:24 PTXQTOP: Top of the periodic transmit request queue<br />

This indicates the entry in the periodic Tx request queue that is currently being processed by<br />

the MAC.<br />

This register is used for debugging.<br />

Bit 31: Odd/Even frame<br />

– 0: send in even frame<br />

– 1: send in odd frame<br />

Bits 30:27: Channel/endpoint number<br />

Bits 26:25: Type<br />

– 00: IN/OUT<br />

– 01: Zero-length packet<br />

– 11: Disable channel command<br />

Bit 24: Terminate (last entry for the selected channel/endpoint)<br />

Doc ID 018909 Rev 3 1070/1416

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!