RM0090: Reference manual - STMicroelectronics

RM0090 Serial peripheral interface (SPI)
Figure 272. Data clock timing diagram
CPOL = 1
CPOL = 0
MISO
MOSI
NSS
(to slave)
Capture strobe
CPOL = 1
CPOL = 0
MISO
MOSI
NSS
(to slave)
Capture strobe
1. These timings are shown with the LSBFIRST bit reset in the SPI_CR1 register.
Data frame format
Data can be shifted out either MSB-first or LSB-first depending on the value of the
LSBFIRST bit in the SPI_CR1 Register.
Each data frame is 8 or 16 bits long depending on the size of the data programmed using
the DFF bit in the SPI_CR1 register. The selected data frame format is applicable for
transmission and/or reception.
27.3.2 Configuring the SPI in slave mode
MSBit
LSBit
8 or 16 bits depending on the Data frame format bit (see DFF in SPI_CR1)
MSBit
MSBit
CPHA =1
CPHA =0
In the slave configuration, the serial clock is received on the SCK pin from the master
device. The value set in the BR[2:0] bits in the SPI_CR1 register, does not affect the data
transfer rate.
Note: It is recommended to enable the SPI slave before the master sends the clock. If not,
undesired data transmission might occur. The data register of the slave needs to be ready
before the first edge of the communication clock or before the end of the ongoing
communication. It is mandatory to have the polarity of the communication clock set to the
steady state value before the slave and the master are enabled.
Follow the procedure below to configure the SPI in slave mode:
LSBit
LSBit
8 or 16 bits depending on the Data frame format bit (see DFF in SPI_CR1)
MSBit LSBit
ai17154b
Doc ID 018909 Rev 3 796/1416