09.12.2012 Views

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>RM0090</strong> USB on-the-go high-speed (OTG_HS)<br />

OTG_HS device IN endpoint transmit FIFO status register<br />

(OTG_HS_DTXFSTSx) (x = 0..5, where x = Endpoint_number)<br />

Address offset for IN endpoints: 0x918 + (Endpoint_number × 0x20) This read-only register<br />

contains the free space information for the Device IN endpoint TxFIFO.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

Reserved<br />

31:16 Reserved, must be kept at reset value.<br />

INEPTFSAV<br />

r r r r r r r r r r r r r r r r<br />

15:0 INEPTFSAV: IN endpoint TxFIFO space avail ()<br />

Indicates the amount of free space available in the Endpoint TxFIFO.<br />

Values are in terms of 32-bit words:<br />

0x0: Endpoint TxFIFO is full<br />

0x1: 1 word available<br />

0x2: 2 words available<br />

0xn: n words available (0 < n < 512)<br />

Others: Reserved<br />

OTG_HS device endpoint-x transfer size register (OTG_HS_DOEPTSIZx)<br />

(x = 1..5, where x = Endpoint_number)<br />

Address offset: 0xB10 + (Endpoint_number × 0x20)<br />

Reset value: 0x0000 0000<br />

The application must modify this register before enabling the endpoint. Once the endpoint is<br />

enabled using Endpoint Enable bit of the device endpoint-x control registers (EPENA bit in<br />

OTG_HS_DOEPCTLx), the core modifies this register. The application can only read this<br />

register once the core has cleared the Endpoint enable bit.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

Reserved<br />

RXDPID/S<br />

TUPCNT<br />

rw/r/<br />

rw<br />

rw/r/<br />

rw<br />

PKTCNT XFRSIZ<br />

rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw<br />

Bit 31 Reserved, must be kept at reset value.<br />

Bits 30:29 RXDPID: Received data PID<br />

Applies to isochronous OUT endpoints only.<br />

This is the data PID received in the last packet for this endpoint.<br />

00: DATA0<br />

01: DATA2<br />

10: DATA1<br />

11: MDATA<br />

Doc ID 018909 Rev 3 1242/1416

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!