RM0090: Reference manual - STMicroelectronics

RM0090 Flexible static memory controller (FSMC)
Figure 405. Mode1 write accesses
The one HCLK cycle at the end of the write transaction helps guarantee the address and
data hold time after the NWE rising edge. Due to the presence of this one HCLK cycle, the
DATAST value must be greater than zero (DATAST > 0).
Table 193. FSMC_BCRx bit fields
Bit
number
A[25:0]
NBL[1:0]
NEx
NOE
NWE
D[15:0]
Bit name Value to set
31-16 0x0000
15 ASYNCWAIT Set to 1 if the memory supports this feature. Otherwise keep at 0.
14-10 0x0
9 WAITPOL Meaningful only if bit 15 is 1
8 BURSTEN 0x0
7 -
6 FACCEN -
5-4 MWID As needed
3-2 MTYP As needed, exclude 10 (NOR Flash)
1 MUXEN 0x0
0 MBKEN 0x1
Memory transaction
1HCLK
data driven by FSMC
ADDSET (DATAST + 1)
HCLK cycles HCLK cycles
ai15558
Doc ID 018909 Rev 3 1324/1416