09.12.2012 Views

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>RM0090</strong> USB on-the-go high-speed (OTG_HS)<br />

OTG_HS device IN endpoint FIFO empty interrupt mask register:<br />

(OTG_HS_DIEPEMPMSK)<br />

Address offset: 0x834<br />

Reset value: 0x0000 0000<br />

This register is used to control the IN endpoint FIFO empty interrupt generation<br />

(TXFE_OTG_HS_DIEPINTx).<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

Reserved<br />

Bits 31:16 Reserved, must be kept at reset value.<br />

Bits 15:0 INEPTXFEM: IN EP Tx FIFO empty interrupt mask bits<br />

These bits act as mask bits for OTG_HS_DIEPINTx.<br />

TXFE interrupt one bit per IN endpoint:<br />

Bit 0 for IN endpoint 0, bit 15 for IN endpoint 15<br />

0: Masked interrupt<br />

1: Unmasked interrupt<br />

INEPTXFEM<br />

rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw<br />

OTG_HS device each endpoint interrupt register (OTG_HS_DEACHINT)<br />

Address offset: 0x0838<br />

Reset value: 0x0000 0000<br />

There is one interrupt bit for endpoint 1 IN and one interrupt bit for endpoint 1 OUT.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

Reserved<br />

Bits 31:18 Reserved, must be kept at reset value.<br />

OEP1INT<br />

Bit 17 OEP1INT: OUT endpoint 1 interrupt bit<br />

Bits 16:2 Reserved, must be kept at reset value.<br />

Bit 1 IEP1INT: IN endpoint 1interrupt bit<br />

Bit 0 Reserved, must be kept at reset value.<br />

Reserved<br />

Doc ID 018909 Rev 3 1226/1416<br />

IEP1INT<br />

Reserved

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!