09.12.2012 Views

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Flexible static memory controller (FSMC) <strong>RM0090</strong><br />

Figure 421. Synchronous multiplexed write mode - PSRAM (CRAM)<br />

HCLK<br />

CLK<br />

A[25:16]<br />

NEx<br />

NOE<br />

NWE<br />

NADV<br />

Hi-Z<br />

NWAIT<br />

(WAITCFG = 0)<br />

A/D[15:0]<br />

1 clock<br />

cycle<br />

addr[25:16]<br />

Memory transaction = burst of 2 half words<br />

Addr[15:0] data<br />

1 clock<br />

cycle<br />

(DATALAT + 2) inserted wait state<br />

CLK cycles<br />

1. Memory must issue NWAIT signal one cycle in advance, accordingly WAITCFG must be programmed to 0.<br />

2. Byte Lane (NBL) outputs are not shown, they are held low while NEx is active.<br />

1343/1416 Doc ID 018909 Rev 3<br />

data<br />

ai14731d

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!