09.12.2012 Views

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Flexible static memory controller (FSMC) <strong>RM0090</strong><br />

Table 206. FSMC_BWTRx bit fields (continued)<br />

Bit No. Bit name Value to set<br />

7-4 ADDHLD<br />

3-0 ADDSET<br />

Muxed mode - multiplexed asynchronous access to NOR Flash memory<br />

Figure 415. Multiplexed read accesses<br />

A[25:16]<br />

NADV<br />

NEx<br />

NOE<br />

NWE<br />

AD[15:0]<br />

High<br />

1335/1416 Doc ID 018909 Rev 3<br />

Duration of the middle phase of the write access (ADDHLD HCLK<br />

cycles)<br />

Duration of the first access phase (ADDSET HCLK cycles) in write.<br />

Minimum value for ADDSET is 1.<br />

Lower address<br />

Memory transaction<br />

ADDSET DATAST<br />

HCLK cycles<br />

ADDHLD<br />

HCLK cycles<br />

HCLK cycles<br />

data driven<br />

by memory<br />

ai15568

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!