RM0090: Reference manual - STMicroelectronics

Analog-to-digital converter (ADC) RM0090
Figure 38. Right alignment of 12-bit data
Injected group
SEXT
SEXT
Regular group
SEXT
SEXT
Figure 39. Left alignment of 12-bit data
Special case: when left-aligned, the data are aligned on a half-word basis except when the
resolution is set to 6-bit. in that case, the data are aligned on a byte basis as shown in
Figure 40.
Figure 40. Left alignment of 6-bit data
11.5 Channel-wise programmable sampling time
The ADC samples the input voltage for a number of ADCCLK cycles that can be modified
using the SMP[2:0] bits in the ADC_SMPR1 and ADC_SMPR2 registers. Each channel can
be sampled with a different sampling time.
The total conversion time is calculated as follows:
Tconv = Sampling time + 12 cycles
Example:
With ADCCLK = 30 MHz and sampling time = 3 cycles:
Tconv = 3 + 12 = 15 cycles = 0.5 µs with APB2 at 60 MHz
271/1416 Doc ID 018909 Rev 3
D11
D10
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Injected group
SEXT
D11
Regular group
D10
D9
D8
D7
D6 D5 D4 D3 D2 D1 D0 0 0 0
D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0
Injected group
SEXT SEXT
Regular group
SEXT
SEXT
SEXT SEXT SEXT SEXT SEXT
D5 D4 D3 D2 D1 D0 0
0 0 0 0 0 0 0 0 D5 D4 D3 D2 D1 D0 0 0
ai16050
ai16051
ai16052