09.12.2012 Views

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>RM0090</strong> Inter-integrated circuit (I 2 C) interface<br />

25.4 I 2 C interrupts<br />

The table below gives the list of I 2 C interrupt requests.<br />

T<br />

Table 103. I 2 C Interrupt requests<br />

Interrupt event Event flag Enable control bit<br />

Start bit sent (Master) SB<br />

Address sent (Master) or Address matched (Slave) ADDR<br />

10-bit header sent (Master) ADD10<br />

Stop received (Slave) STOPF<br />

Data byte transfer finished BTF<br />

Receive buffer not empty RxNE<br />

Transmit buffer empty TxE<br />

Bus error BERR<br />

Arbitration loss (Master) ARLO<br />

Acknowledge failure AF<br />

Overrun/Underrun OVR<br />

PEC error PECERR<br />

Timeout/Tlow error TIMEOUT<br />

SMBus Alert SMBALERT<br />

ITEVFEN<br />

ITEVFEN and ITBUFEN<br />

ITERREN<br />

Note: SB, ADDR, ADD10, STOPF, BTF, RxNE and TxE are logically ORed on the same interrupt<br />

channel.<br />

BERR, ARLO, AF, OVR, PECERR, TIMEOUT and SMBALERT are logically ORed on the<br />

same interrupt channel.<br />

Doc ID 018909 Rev 3 722/1416

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!