09.12.2012 Views

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

RM0090: Reference manual - STMicroelectronics

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>RM0090</strong> Ethernet (ETH): media access control (MAC) with DMA controller<br />

Bits 7:6 PCF: Pass control frames<br />

These bits control the forwarding of all control frames (including unicast and multicast<br />

PAUSE frames). Note that the processing of PAUSE control frames depends only on RFCE<br />

in Flow Control Register[2].<br />

00: MAC prevents all control frames from reaching the application<br />

01: MAC forwards all control frames to application except Pause control frames<br />

10: MAC forwards all control frames to application even if they fail the address filter<br />

11: MAC forwards control frames that pass the address filter.<br />

These bits control the forwarding of all control frames (including unicast and multicast<br />

PAUSE frames). Note that the processing of PAUSE control frames depends only on RFCE<br />

in Flow Control Register[2].<br />

00 or 01: MAC prevents all control frames from reaching the application<br />

10: MAC forwards all control frames to application even if they fail the address filter<br />

11: MAC forwards control frames that pass the address filter.<br />

Bit 5 BFD: Broadcast frames disable<br />

When this bit is set, the address filters filter all incoming broadcast frames.<br />

When this bit is reset, the address filters pass all received broadcast frames.<br />

Bit 4 PAM: Pass all multicast<br />

When set, this bit indicates that all received frames with a multicast destination address (first<br />

bit in the destination address field is '1') are passed.<br />

When reset, filtering of multicast frame depends on the HM bit.<br />

Bit 3 DAIF: Destination address inverse filtering<br />

When this bit is set, the address check block operates in inverse filtering mode for the DA<br />

address comparison for both unicast and multicast frames.<br />

When reset, normal filtering of frames is performed.<br />

Bit 2 HM: Hash multicast<br />

When set, MAC performs destination address filtering of received multicast frames<br />

according to the hash table.<br />

When reset, the MAC performs a perfect destination address filtering for multicast frames,<br />

that is, it compares the DA field with the values programmed in DA registers.<br />

Bit 1 HU: Hash unicast<br />

When set, MAC performs destination address filtering of unicast frames according to the<br />

hash table.<br />

When reset, the MAC performs a perfect destination address filtering for unicast frames, that<br />

is, it compares the DA field with the values programmed in DA registers.<br />

Bit 0 PM: Promiscuous mode<br />

When this bit is set, the address filters pass all incoming frames regardless of their<br />

destination or source address. The SA/DA filter fails status bits in the receive status word are<br />

always cleared when PM is set.<br />

Ethernet MAC hash table high register (ETH_MACHTHR)<br />

Address offset: 0x0008<br />

Reset value: 0x0000 0000<br />

The 64-bit Hash table is used for group address filtering. For hash filtering, the contents of<br />

the destination address in the incoming frame are passed through the CRC logic, and the<br />

upper 6 bits in the CRC register are used to index the contents of the Hash table. This CRC<br />

Doc ID 018909 Rev 3 972/1416

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!