29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Analog-to-digital converter (ADC)<br />

RM0008<br />

Figure 25.<br />

Single ADC block diagram<br />

End of conversion<br />

Flags<br />

EOC<br />

End of injected conversion<br />

JEOC<br />

Analog watchdog event<br />

AWD<br />

Interrupt<br />

enable bits<br />

EOCIE<br />

JEOCIE<br />

AWDIE<br />

ADC Interrupt to NVIC<br />

Analog<br />

watchdog<br />

Compare Result<br />

High Threshold (12 bits)<br />

Low Threshold (12 bits)<br />

ADCx_IN0<br />

V REF+<br />

V REF-<br />

V DDA<br />

V SSA<br />

Analog<br />

MUX<br />

Injected data registers<br />

(4 x 16 bits)<br />

Regular data register<br />

(16 bits)<br />

DMA request<br />

Address/data bus<br />

ADCx_IN1<br />

ADCx_IN15<br />

GPIO<br />

Ports<br />

up to 4<br />

up to 16<br />

Injected<br />

channels<br />

Regular<br />

channels<br />

Analog to digital<br />

converter<br />

ADCCLK<br />

Temp. sensor<br />

V REFINT<br />

JEXTSEL[2:0] bits<br />

From ADC prescaler<br />

TIM1_TRGO<br />

TIM1_CH4<br />

TIM2_TRGO<br />

TIM2_CH1<br />

TIM3_CH4<br />

TIM4_TRGO<br />

JEXTRIG<br />

bit<br />

Start trigger<br />

(injected group)<br />

EXTI_15<br />

TIM8_CH4 (2)<br />

JEXTSEL[2:0] bits<br />

EXTI_11<br />

ADCx-ETRGINJ_REMAP bit<br />

TIM1_CH1<br />

TIM1_CH2<br />

TIM1_CH3<br />

TIM2_CH2<br />

TIM3_TRGO<br />

TIM4_CH4<br />

TIM8_TRGO (2)<br />

EXTSEL[2:0] bits<br />

Start trigger<br />

(regular group)<br />

EXTRIG<br />

bit<br />

TIM1_TRGO<br />

TIM1_CH4<br />

TIM4_CH3<br />

TIM8_CH2<br />

TIM8_CH4<br />

TIM5_TRGO<br />

TIM5_CH4<br />

TIM3_CH1<br />

TIM2_CH3<br />

TIM1_CH3<br />

TIM8_CH1<br />

TIM8_TRGO<br />

TIM5_CH1<br />

TIM5_CH3<br />

JEXTRIG<br />

bit<br />

Start trigger<br />

(injected group)<br />

EXTSEL[2:0] bits<br />

EXTRIG<br />

bit<br />

Start trigger<br />

(regular group)<br />

ADCx_ETRGREG_REMAP bit<br />

Triggers for ADC3 (1)<br />

ai14802d<br />

1. ADC3 has regular <strong>and</strong> injected conversion triggers different from those of ADC1 <strong>and</strong> ADC2.<br />

2. TIM8_CH4 <strong>and</strong> TIM8_TRGO with their corresponding remap bits exist only in High-density products.<br />

200/995 Doc ID 13902 Rev 9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!