29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Serial peripheral interface (SPI)<br />

RM0008<br />

PCM st<strong>and</strong>ard<br />

For the PCM st<strong>and</strong>ard, there is no need to use channel-side information. The two PCM<br />

modes (short <strong>and</strong> long frame) are available <strong>and</strong> configurable using the PCMSYNC bit in<br />

SPI_I2SCFGR.<br />

Figure 227. PCM st<strong>and</strong>ard waveforms (16-bit)<br />

CK<br />

WS<br />

short<br />

frame<br />

WS<br />

long<br />

frame<br />

SD<br />

up to 13-bit<br />

16-bit<br />

MSB LSB MSB<br />

For long frame synchronization, the WS signal assertion time is fixed 13 bits in master<br />

mode.<br />

For short frame synchronization, the WS synchronization signal is only one cycle long.<br />

Figure 228. PCM st<strong>and</strong>ard waveforms (16-bit extended to 32-bit packet frame)<br />

CK<br />

WS<br />

short<br />

frame<br />

WS<br />

long<br />

frame<br />

up to 13-bit<br />

SD<br />

MSB<br />

16-bit<br />

LSB<br />

Note:<br />

For both modes (master <strong>and</strong> slave) <strong>and</strong> for both synchronizations (short <strong>and</strong> long), the<br />

number of bits between two consecutive pieces of data (<strong>and</strong> so two synchronization signals)<br />

needs to be specified (DATLEN <strong>and</strong> CHLEN bits in the SPI_I2SCFGR register) even in slave<br />

mode.<br />

606/995 Doc ID 13902 Rev 9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!