29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

RM0008<br />

General-purpose timer (TIMx)<br />

Figure 105. Counter timing diagram, internal clock divided by N<br />

CK_INT<br />

Timer clock = CK_CNT<br />

Counter register 1F 20<br />

00<br />

Counter overflow<br />

Update event (UEV)<br />

Update interrupt flag (UIF)<br />

Figure 106. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not<br />

preloaded)<br />

CK_INT<br />

CNT_EN<br />

Timer clock = CK_CNT<br />

Counter register<br />

31<br />

32 33 34 35 36 00 01 02 03 04 05 06 07<br />

Counter overflow<br />

Update event (UEV)<br />

Update interrupt flag (UIF)<br />

Auto-reload register FF 36<br />

Write a new value in TIMx_ARR<br />

Doc ID 13902 Rev 9 325/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!