STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

RM0008
Advanced-control timers (TIM1&TIM8)
Figure 79. Output stage of capture/compare channel (channel 1 to 3)
ETR
CNT>CCR1
CNT=CCR1
Output mode
controller
OC1REF
Dead-time
generator
OC1_DT
OC1N_DT
‘0’
‘0’
x0
10
11
11
10
0x
0
1
CC1P
TIM1_CCER
0
1
Output
enable
circuit
Output
enable
circuit
OC1
OC1N
CC1NE CC1E TIM1_CCER
OC1CE OC1M[2:0]
DTG[7:0]
CC1NECC1E
CC1NP
MOEOSSI
OSSRTIM1_BDTR
TIM1_CCMR1
TIM1_BDTR
TIM1_CCER
TIM1_CCER
Figure 80. Output stage of capture/compare channel (channel 4)
ETR
To the master mode
controller
0
1
Output
enable
circuit
OC4
CNT > CCR4
Output mode
CNT = CCR4 controller
OC4 REF
CC4P
TIM1_CCER
CC4E
TIM1_CCER
OC2M[2:0]
TIM1_CCMR2
MOEOSSI TIM1_BDTR
OIS4
TIM1_CR2
The capture/compare block is made of one preload register and one shadow register. Write
and read always access the preload register.
In capture mode, captures are actually done in the shadow register, which is copied into the
preload register.
In compare mode, the content of the preload register is copied into the shadow register
which is compared to the counter.
13.3.6 Input capture mode
In Input capture mode, the Capture/Compare Registers (TIMx_CCRx) are used to latch the
value of the counter after a transition detected by the corresponding ICx signal. When a
capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt or
a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was
already high, then the over-capture flag CCxOF (TIMx_SR register) is set. CCxIF can be
cleared by software by writing it to ‘0’ or by reading the captured data stored in the
TIMx_CCRx register. CCxOF is cleared when you write it to ‘0’.
Doc ID 13902 Rev 9 271/995