29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Debug support (DBG)<br />

RM0008<br />

29.2 Reference ARM documentation<br />

●<br />

●<br />

●<br />

Cortex-M3 r1p1 Technical Reference Manual (TRM) (see Related documents on<br />

page 1)<br />

ARM Debug Interface V5<br />

ARM CoreSight Design Kit revision r1p1 Technical Reference Manual<br />

29.3 SWJ debug port (serial wire <strong>and</strong> JTAG)<br />

The STM32F10xxx core integrates the Serial Wire / JTAG Debug Port (SWJ-DP). It is an<br />

ARM st<strong>and</strong>ard CoreSight debug port that combines a JTAG-DP (5-pin) interface <strong>and</strong> a SW-<br />

DP (2-pin) interface.<br />

● The JTAG Debug Port (JTAG-DP) provides a 5-pin st<strong>and</strong>ard JTAG interface to the AHP-<br />

AP port.<br />

● The Serial Wire Debug Port (SW-DP) provides a 2-pin (clock + data) interface to the<br />

AHP-AP port.<br />

In the SWJ-DP, the two JTAG pins of the SW-DP are multiplexed with some of the five JTAG<br />

pins of the JTAG-DP.<br />

Figure 321. SWJ debug port<br />

TRACESWO (asynchronous trace)<br />

SWJ-DP<br />

JTDO<br />

JTDI<br />

JNTRST<br />

TDO<br />

TDI<br />

nTRST<br />

TDO<br />

TDI<br />

nTRST<br />

JTAG-DP<br />

TCK<br />

SWD/JTAG<br />

select<br />

TMS<br />

nPOTRST<br />

nPOTRST<br />

From<br />

power-on<br />

reset<br />

JTMS/SWDIO<br />

SWDITMS<br />

SWDO<br />

SWDOEN<br />

DBGDI<br />

DBGDO<br />

DBGDOEN<br />

DBGRESETn<br />

SW-DP<br />

JTCK/SWCLK<br />

SWCLKTCK<br />

DBGCLK<br />

Figure 321 shows that the asynchronous TRACE output (TRACESWO) is multiplexed with<br />

TDO. This means that the asynchronous trace can only be used with SW-DP, not JTAG-DP.<br />

29.3.1 Mechanism to select the JTAG-DP or the SW-DP<br />

By default, the JTAG-Debug Port is active.<br />

If the debugger host wants to switch to the SW-DP, it must provide a dedicated JTAG<br />

sequence on TMS/TCK (respectively mapped to SWDIO <strong>and</strong> SWCLK) which disables the<br />

954/995 Doc ID 13902 Rev 9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!