29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Digital-to-analog converter (DAC)<br />

RM0008<br />

12.5.14 DAC register map<br />

Table 70.<br />

Offset<br />

Register<br />

The following table summarizes the DAC registers.<br />

DAC register map<br />

31<br />

30<br />

29<br />

28<br />

27<br />

26<br />

25<br />

24<br />

23<br />

22<br />

21<br />

20<br />

19<br />

18<br />

17<br />

16<br />

15<br />

14<br />

13<br />

12<br />

11<br />

10<br />

9<br />

8<br />

7<br />

6<br />

5<br />

4<br />

3<br />

2<br />

1<br />

0<br />

0x00<br />

DAC_CR<br />

Reserved<br />

DMAEN2<br />

MAMP2[3:0]<br />

WAVE<br />

TSEL2[2:0]<br />

2[2:0]<br />

TEN2<br />

BOFF2<br />

EN2<br />

Reserved<br />

DMAEN1<br />

MAMP1[3:0]<br />

WAVE<br />

1[2:0]<br />

TSEL1<br />

[2:0]<br />

TEN1<br />

BOFF1<br />

EN1<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<br />

0x04<br />

0x08<br />

0x0C<br />

0x10<br />

0x14<br />

0x18<br />

DAC_SWTRIG<br />

R<br />

Reserved<br />

Reset value 0 0<br />

DAC_DHR12R<br />

DACC1DHR[11:0]<br />

1 Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0<br />

DAC_DHR12L<br />

DACC1DHR[11:0]<br />

1 Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0<br />

SWTRIG2<br />

SWTRIG1<br />

Reserved<br />

DAC_DHR8R1<br />

DACC1DHR[7:0]<br />

Reserved<br />

Reset value 0 0 0 0 0 0 0 0<br />

DAC_DHR12R<br />

DACC2DHR[11:0]<br />

2 Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0<br />

DAC_DHR12L<br />

DACC2DHR[11:0]<br />

2 Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0<br />

0x1C DAC_DHR8R2 Reserved<br />

Reserved<br />

DACC2DHR[7:0]<br />

0x20<br />

0x24<br />

0x28<br />

0x2C<br />

0x30<br />

DAC_DHR12R<br />

DACC2DHR[11:0]<br />

DACC1DHR[11:0]<br />

D Reserved<br />

Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<br />

DAC_DHR12L<br />

DACC2DHR[11:0]<br />

DACC1DHR[11:0]<br />

D<br />

Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<br />

Reserved<br />

DAC_DHR8RD<br />

DACC2DHR[7:0]<br />

DACC1DHR[7:0]<br />

Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<br />

DAC_DOR1<br />

DACC1DOR[11:0]<br />

Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0<br />

DAC_DOR2<br />

DACC2DOR[11:0]<br />

Reserved<br />

Reset value 0 0 0 0 0 0 0 0 0 0 0 0<br />

Note:<br />

Refer to Table 1 on page 41 for the register boundary addresses.<br />

252/995 Doc ID 13902 Rev 9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!