29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

RM0008<br />

Advanced-control timers (TIM1&TIM8)<br />

The following figures show some examples of the counter behavior for different clock<br />

frequencies when TIMx_ARR=0x36.<br />

Figure 60. Counter timing diagram, internal clock divided by 1<br />

CK_PSC<br />

CNT_EN<br />

Timer clock = CK_CNT<br />

Counter register<br />

05<br />

04 03 02 01 00 36 35 34 33 32 31 30 2F<br />

Counter underflow (cnt_udf)<br />

Update event (UEV)<br />

Update interrupt flag (UIF)<br />

Figure 61. Counter timing diagram, internal clock divided by 2<br />

CK_PSC<br />

CNT_EN<br />

Timer clock = CK_CNT<br />

Counter register<br />

0002 0001 0000 0036 0035 0034 0033<br />

Counter underflow<br />

Update event (UEV)<br />

Update interrupt flag (UIF)<br />

Figure 62. Counter timing diagram, internal clock divided by 4<br />

CK_PSC<br />

CNT_EN<br />

Timer clock = CK_CNT<br />

Counter register<br />

0001 0000<br />

0036 0035<br />

Counter underflow<br />

Update event (UEV)<br />

Update interrupt flag (UIF)<br />

Doc ID 13902 Rev 9 261/995

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!