29.01.2015 Views

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Ethernet (ETH): media access control (MAC) with DMA controller<br />

RM0008<br />

Ethernet PTP time stamp high update register (ETH_PTPTSHUR)<br />

Address offset: 0x0710<br />

Reset value: 0x0000 0000<br />

This register contains the most significant (higher) 32 bits of the time to be written to, added<br />

to, or subtracted from the System Time value. The Time stamp high update register, along<br />

with the Time stamp update low register, initializes or updates the system time maintained<br />

by the MAC. You have to write both of these registers before setting the TSSTI or TSSTU<br />

bits in the Time stamp control register.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

TSUS<br />

rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw<br />

Bits 31:0 TSUS: Time stamp update second<br />

The value in this field indicates the time, in seconds, to be initialized or added to the system<br />

time.<br />

Ethernet PTP time stamp low update register (ETH_PTPTSLUR)<br />

Address offset: 0x0714<br />

Reset value: 0x0000 0000<br />

This register contains the least significant (lower) 32 bits of the time to be written to, added<br />

to, or subtracted from the System Time value.<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

TSUPNS<br />

TSUSS<br />

rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw<br />

Bit 31 TSUPNS: Time stamp update positive or negative sign<br />

This bit indicates positive or negative time value. When set, the bit indicates that time<br />

representation is negative. When cleared, it indicates that time representation is positive.<br />

When TSSTI is set (system time initialization) this bit should be zero. If this bit is set when<br />

TSSTU is set, the value in the Time stamp update registers is subtracted from the system<br />

time. Otherwise it is added to the system time.<br />

Bits 30:0 TSUSS: Time stamp update subseconds<br />

The value in this field indicates the subsecond time to be initialized or added to the system<br />

time. This value has an accuracy of 0.46 ns (in other words, a value of 0x0000_0001 is<br />

0.46 ns).<br />

930/995 Doc ID 13902 Rev 9

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!